WM8728_12 Datasheet, PDF (8/30 Pages) Wolfson Microelectronics plc – 24-bit, 192kHz Stereo DAC with Volume Control

WM8728
MASTER CLOCK TIMING
MCLK
t_MCLKL
t_MCLKH
t_MCLKY
Figure 1 Master Clock Timing Requirements
Production Data
Test Conditions
AVDD, DVDD = 5V, AGND = 0V, DGND = 0V, TA = +25^oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
Master Clock Timing Information
MCLK Master clock pulse width high
MCLK Master clock pulse width low
tMCLKH
tMCLKL
MCLK Master clock cycle time
tMCLKY
MCLK Duty cycle
TEST CONDITIONS
MIN
13
13
26
40:60
TYP
MAX
60:40
DIGITAL AUDIO INTERFACE
t_BCH
t_BCL
BCKIN
t_BCY
UNIT
ns
ns
ns
LRCIN
DIN
t_DS
t_LRH
t_LRSU
t_DH
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD, DVDD = 5V, AGND = 0V, DGND = 0V, TA = +25^oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
Audio Data Input Timing Information
BCKIN cycle time
tBCY
BCKIN pulse width high
tBCH
BCKIN pulse width low
tBCL
LRCIN set-up time to
BCKIN rising edge
tLRSU
LRCIN hold time from
tLRH
BCKIN rising edge
DIN set-up time to BCKIN
tDS
rising edge
DIN hold time from BCKIN
tDH
rising edge
TEST CONDITIONS
MIN
TYP
MAX
40
16
16
8
8
8
8
UNIT
ns
ns
ns
ns
ns
ns
ns
w
PD, Rev 4.6, August 2008
8