WM8711BL_07 Datasheet, PDF (25/43 Pages) Wolfson Microelectronics plc – Ultra-Small Audio DAC with Headphone Amplifier

Production Data
WM8711BL
To accommodate system timing requirements the interpretation of BCLK maybe inverted, this is
controlled via the software shown in Table 8. This is especially appropriate for DSP mode.
REGISTER
BIT
ADDRESS
LABEL
0000111
1:0 FORMAT[1:0]
Digital Audio
Interface Format
3:2 IWL[1:0]
4
LRP
5
LRSWAP
6
MS
7
BCLKINV
Table 8 Digital Audio Interface Control
DEFAULT
10
10
0
0
0
0
DESCRIPTION
Audio Data Format Select
11 = DSP Mode, frame sync + 2 data
packed words
10 = I²S Format, MSB-First left-1
justified
01 = MSB-First, left justified
00 = MSB-First, right justified
Input Audio Data Bit Length Select
11 = 32 bits
10 = 24 bits
01 = 20 bits
00 = 16 bits
DACLRC phase control (in left, right
or I²S modes)
1 = Right Channel DAC data when
DACLRC high
0 = Right Channel DAC data when
DACLRC low
(opposite phasing in I²S mode)
or
DSP mode A/B select ( in DSP mode
only)
1 = MSB is available on 2^nd BCLK
rising edge after DACLRC rising
edge
0 = MSB is available on 1st BCLK
rising edge after DACLRC rising
edge
DAC Left Right Clock Swap
1 = Right Channel DAC Data Left
0 = Right Channel DAC Data Right
Master Slave Mode Control
1 = Enable Master Mode
0 = Enable Slave Mode
Bit Clock Invert
1 = Invert BCLK
0 = Don’t invert BCLK
Note: If right justified 32 bit mode is selected then the WM8711BL defaults to 24 bits.
w
PD, Rev 4.1, April 2007
25