W9825G6JH_13 Datasheet, PDF (20/43 Pages) Winbond – 4 M x 4 BANKS x 16 BITS SDRAM

W9825G6JH
10.3 Control Timing of Input/Output Data
Control Timing of Input Data
(Word Mask)
CLK
DQM
DQ0~15
tCMH
tDS
tDH
Valid
Data-in
tCMS
tCMH
(Clock Mask)
CLK
tCKH
tCKS
tCKH
CKE
DQ0~15
tDS
tDH
Valid
Data-in
tDS
tDH
Valid
Data-in
tCMS
tDS
tDH
Valid
Data-in
tCKS
tDS
tDH
Valid
Data-in
tDS
tDH
Valid
Data-in
tDS
tDH
Valid
Data-in
tDS
tDH
Valid
Data-in
Control Timing of Output Data
(Output Enable)
CLK
DQM
DQ0~15
(Clock Mask)
CLK
tCMH
tCMS
tCMH
tAC
tOH
tAC
tOH
Valid
Data-Out
CKE
DQ0~15
tCKH
tCKS
tCKH
tAC
tOH
tAC
tOH
Valid
Data-Out
tCMS
tHZ
tOH
Valid
Data-Out
tAC
tLZ
OPEN
tCKS
Valid
Data-Out
tAC
tOH
tAC
tOH
Valid
Data-Out
tAC
tOH
Valid
Data-Out
- 20 -
Publication Release Date: Dec. 24, 2013
Revision A07