WV3HG2128M72AER-D6 Datasheet, PDF (6/11 Pages) White Electronic Designs Corporation – 2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL

White Electronic Designs ^{WV3HG2128M72AER-D6}
ADVANCED*
DDR2 IDD SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only
Symbol Proposed Conditions
534
403
Units
IDD0* _{Operating one bank active-precharge current;}
tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS# is HIGH between valid commands;
Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
2284
2284
mA
IDD1* _{Operating one bank active-read-precharge current;}
IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD);
2554
2554
mA
CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus input
are switching; Data pattern is same as IDD6W
IDD2P**
Precharge power-down current;
All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus
inputs are FLOATING
988
988
mA
IDD2Q** _{Precharge quiet standby current;}
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; 1780
1780
mA
Data bus inputs are FLOATING
IDD2N**
Precharge standby current;
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
1960
1960
mA
IDD3P** _{Active power-down current;}
Fast PDN Exit MRS(12) = 0mA
1780
1780
mA
All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address
bus inputs are STABLE; Data bus inputs are FLOATING
Slow PDN Exit MRS(12) = 1mA ₁₁₃₂
1132
mA
IDD3N** _{Active standby current;}
All banks open; tCK = tCK(IDD), tRC = tRC(IDD); tRAS = tRASmax(IDD); CKE is HIGH, CS# is HIGH between valid
2500
2500
mA
commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
IDD4W* _{Operating burst write current;}
All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP
2824
2644
mA
= tRP(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data
bus inputs are SWITCHING
IDD4R* _{Operating burst read current;}
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS =
2914
2734
mA
tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as IDD4W
IDD5** _{Burst auto refresh current;}
tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS# is HIGH between valid
commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
5740
5740
mA
IDD6** _{Self refresh current;}
CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs
are FLOATING; Data bus inputs are FLOATING
Normal
288
288
mA
IDD7* _{Operating bank interleave read current;}
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC =
4804
4804
mA
tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address
bus inputs are STABLE during DESELECTs; Data bus imputs are switching.
Notes:
IDD specification is based on SAMSUNG components. Other DRAM manufacturers specification may be different.
* Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P ( CKE LOW) mode.
** Value calculated reflects all module ranks in this operating condition.
September
2005 Rev. 0
6
White Electronic Designs Corporation • [phone] • www.wedc.com