VEML6070 Datasheet, PDF (3/13 Pages) Vishay Siliconix – UVA Light Sensor with I2C Interface

www.vishay.com
VEML6070
Vishay Semiconductors
I²C TIMING CHARACTERISTICS (T_amb = 25 °C, unless otherwise specified)
PARAMETER
SYMBOL
STANDARD MODE
MIN.
MAX.
FAST MODE
MIN.
MAX.
Clock frequency
f_(SMBCLK)
10
100
10
400
Bus free time between start and stop condition
t_(BUF)
4.7
-
1.3
-
Hold time after (repeated) start condition;
after this period, the first clock is generated
t_(HDSTA)
4.0
-
0.6
-
Repeated start condition setup time
Stop condition setup time
Data hold time
Data setup time
I²C clock (SCK) low period
I²C clock (SCK) high period
Detect clock / data low timeout
Clock / data fall time
Clock / data rise time
t_(SUSTA)
4.7
-
0.6
-
t_(SUSTO)
4.0
-
0.6
-
t_(HDDAT)
3450
-
900
t_(SUDAT)
250
-
100
-
t_(LOW)
4.7
-
1.3
-
t_(HIGH)
4.0
-
0.6
-
t_(TIMEOUT)
25
35
-
-
t_(F)
-
300
-
300
t_(R)
-
1000
-
300
UNIT
kHz
μs
μs
μs
μs
ns
ns
μs
μs
ms
ns
ns
I²C Bus
CLOCK
(SCL)
t(BUF)
I²C Bus
DATA
(SDA)
t(LOW)
t(R)
VIH
VIL
t(HDSTA)
VIH
t(HDDAT
)
VIL
P
Stop Condition
S
Start Condition
t(F)
t(HIGH)
t(SUSTA)
t(SUDAT
)
I²C Bus
CLOCK
(SCL)
Start
t(LOWMEXT)
t(LOSEXT)
SCL ACK
t(LOWMEXT)
S
Stop
SDAACK
t(LOWMEXT)
t(SUSTO)
P
I²C Bus
DATA
(SDA)
Fig. 1 - I²C Timing Diagram
Rev. 1.7, 05-Dec-16
3
Document Number: 84277
For technical questions, contact: [e-mail]
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000