DG2303_08 Datasheet, PDF (3/6 Pages) Vishay Siliconix – High-Speed, Low rON, 1.8-V/2.5-V/3.3-V/5-V, SPST Analog Switch (1-Bit Bus Switch)

DG2303
Vishay Siliconix
SPECIFICATIONS
Parameter
Symbol
Test Conditions
Otherwise Unless Specified
V+ = 1.65 V to 5.5 V, V_IN = V_IH or V_ILe
Temp^a
Limits
- 40 to 85 °C
Min^b Typ^c Max^b
Unit
Dynamic Characteristics
Prop Delay Bus-to-Bus^f
Output Enable Time^d
Output Disable Time^d
Charge Injection^d
Off Isolation^d
Insertion Loss^d
Input Capacitance^d
Channel-Off Capacitance^d
Channel-On Capacitance^d
Power Supply
t_PHL, t_PLH
t_PZL
t_PZH
t_PLZ
t_PHZ
Q_INJ
OIRR
Loss
C_in
C_(off)
C_ON
V_LD = Open, V = 1.65 V to 1.95 V, (Figure 1 and 2)
V_LD = Open, V = 2.3 V to 2.7 V, (Figure 1 and 2)
V_LD = Open, V = 3.0 V to 3.6 V, (Figure 1 and 2)
V_LD = Open, V = 4.5 V to 5.5 V, (Figure 1 and 2)
V_LD = 2 x V+, V+ = 1.65 V to 1.95 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 2.3 V to 2.7 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 3.0 V to 3.6 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 4.5 V to 5.5 V (Figure 1 and 2)
V_LD = 0 V, V+ = 1.65 V to 1.95 V (Figure 1 and 2)
V_LD = 0 V, V+ = 2.3 V to 2.7 V (Figure 1 and 2)
V_LD = 0 V, V+ = 3.0 V to 3.6 V (Figure 1 and 2)
V_LD = 0 V, V+ = 4.5 V to 5.5 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 1.65 V to 1.95 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 2.3 V to 2.7 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 3.0 V to 3.6 V (Figure 1 and 2)
V_LD = 2 x V+, V+ = 4.5 V to 5.5 V (Figure 1 and 2)
V_LD = 0 V, V+ = 1.65 V to 1.95 V (Figure 1 and 2)
V_LD = 0 V, V+ = 2.3 V to 2.7 V (Figure 1 and 2)
V_LD = 0 V, V+ = 3.0 V to 3.6 V (Figure 1 and 2)
V_LD = 0 V, V+ = 4.5 V to 5.5 V (Figure 1 and 2)
C_L = 1 nF, V_GEN = 0 V, R_GEN = 0 Ω, (Figure 3)
R_L = 50 Ω, C_L = 5 pF, f = 10 MHz
R_L = 50 Ω
V_OE = 0 or V+, f = 1 MHz
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Room
Room
Room
Room
Room
Room
5
2
1
1
4.2
3.3
2.6
1.8
4.4
3.3
ns
2.7
2.0
14.3
10.5
8.6
7.4
10.7
9.6
8.7
7.5
0.5
pC
- 50
dB
> 200
MHz
4
9
pF
20
Power Supply Range
V+
1.65
5.5
V
Power Supply Current
I+
V_OE = 0 or V+
1.0
µA
Notes:
a. Room = 25 °C, Full = as determined by the operating suffix.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for design aid only, not guaranteed nor subject to production testing.
d. Guarantee by design, nor subjected to production test.
e. V_IN = input voltage to perform proper function.
f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the
on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Document Number: 72073
S-70852-Rev. B, 30-Apr-07
www.vishay.com
3