SIRA72DP Datasheet, PDF (1/7 Pages) Vishay Siliconix – N-Channel 40 V (D-S) MOSFET

www.vishay.com
SiRA72DP
Vishay Siliconix
N-Channel 40 V (D-S) MOSFET
PowerPAK^® SO-8 Single
D
D8
D7
D6
5
6.15 _mm
1
5.15 ^mm
Top View
PRODUCT SUMMARY
V_DS (V)
R_DS(on) max. () at V_GS = 10 V
R_DS(on) max. () at V_GS = 4.5 V
Q_g typ. (nC)
I_D (A)
Configuration
1
2S
3S
4S
G
Bottom View
40
0.00350
0.00480
19.5
60
Single
FEATURES
• TrenchFET^® Gen IV power MOSFET
• Tuned for the lowest R_DS-Q_oss FOM
• 100 % R_g and UIS tested
• Q_gd/Q_gs ratio < 1 optimizes switching
characteristics
• Material categorization: for definitions of compliance
please see www.vishay.com/doc?99912
APPLICATIONS
• Synchronous rectification
• High power density DC/DC
• DC/AC inverters
• Battery and load switch
D
G
N-Channel MOSFET
S
ORDERING INFORMATION
Package
Lead (Pb)-free and halogen-free
PowerPAK SO-8
SiRA72DP-T1-GE3
ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C, unless otherwise noted)
PARAMETER
SYMBOL
Drain-source voltage
Gate-source voltage
Continuous drain current (T_J = 150 °C)
Pulsed drain current (t = 100 μs)
Continuous source-drain diode current
Single pulse avalanche current
Single pulse avalanche Energy
Maximum power dissipation
Operating junction and storage temperature range
Soldering recommendations (peak temperature) ^{d, e}
T_C = 25 °C
T_C = 70 °C
T_A = 25 °C
T_A = 70 °C
T_C = 25 °C
T_A = 25 °C
L = 0.1 mH
T_C = 25 °C
T_C = 70 °C
T_A = 25 °C
T_A = 70 °C
V_DS
V_GS
I_D
I_DM
I_S
I_AS
E_AS
P_D
T_J, T_stg
LIMIT
40
+20, -16
60 ^g
60 ^a
27.6 ^{b, c}
21.8 ^{b, c}
150
25.1
4.3 ^{b, c}
20
20
56.8
36.3
4.8 ^{b, c}
3 ^{b, c}
-55 to +150
260
UNIT
V
A
mJ
W
°C
THERMAL RESISTANCE RATINGS
PARAMETER
SYMBOL
TYPICAL
MAXIMUM
UNIT
Maximum junction-to-ambient ^{b, f}
Maximum junction-to-case (drain)
t  10 s
R_thJA
22
Steady state
R_thJC
1.8
26
°C/W
2.2
Notes
a. Based on T_C = 25 °C.
b. Surface mounted on 1" x 1" FR4 board.
c. t = 10 s.
d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper
(not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not
required to ensure adequate bottom side solder interconnection.
e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
f. Maximum under steady state conditions is 70 °C/W.
g. Package limited.
S17-0011-Rev. A, 16-Jan-17
1
Document Number: 76508
For technical questions, contact: [e-mail]
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000