VT98501 Datasheet, PDF (1/4 Pages) Vaishali Semiconductor – 3.3V Low Phase Noise Clock Multiplier

AdAvdavnacnecIenfIonrfomramtiaotnion
VVT9T895805101
3.3VLoLwowPPhahsaeseNNoiosieseCClolcokckMMulutilptilpielirer
Applications
•= Oscillator Replacement
•= LCD monitor clock source
General Description
The VT98501 is a 3.3V CMOS, clock multiplier integrated circuit. The device provides an excellent quality
high frequency output clock from a lower frequency crystal or clock input. Tri-level selection inputs S0 and
S1 are used to select any one of nine multipliers, stored in the on-board ROM, and apply it to the input to
produce the desired output. The resulting output includes many commonly used frequencies up to 160
MHz. Phase Locked Loop (PLL) technology allows the device to use an input signal from an inexpensive
crystal.
When Output Enable (OE) is low, the clock output is in high impedance state.
The VT98501, when used with an inexpensive crystal, provides a cost-effective clock source for most
electronic systems.
Features
•= Low phase noise
•= Zero ppm multiplication error
•= Input clock frequency 2 - 50 MHz.
•= Input crystal frequency 5 – 27 MHz
•= Output clock frequencies up to 160 MHz.
•= 5V tolerant inputs and output
•= Exceptionally low jitter: 25 ps one sigma
•= Fully Compatible with all popular CPUs
•= Duty Cycle of 45/55 up to 160 MHz.
•= 25mA drive capability at TTL levels
•= High-Z output for board level testing
Figure 1. Functional Block Diagram
Figure 2. Pin Assignment
VDD
GND
S0
S1
Clock or
Xtal
input
X1/ICLK
Xtal.
Osc.
X2
PLL
Clock
Multiplier
&
ROM
Output
CLK
Buffer
Optional
caps
Output Enable
8-pin SOIC
X1/ICLK
1
VDD
2
GND
3
S1
4
8
X2
7
OE
6
S0
5
CLK
2001-03-05
Page 1
MDST-0009-00
Vaishali Semiconductor 1300 White Oaks Road, Ste. 200 Campbell CA 95008 Ph. 408.377.6060 Fax [phone]