English
Language : 

TQ1090 Datasheet, PDF (1/10 Pages) TriQuint Semiconductor – 11-Output Configurable Clock Buffer
TRIQUINT
S E M I C O N D U C T O R, I N C .
Figure 1. Block Diagram
TQ1090
FBIN S1 REFCLK S0 GND GND GND
11 10 9
8
7
6
5
TEST 12
VDD 13
Q0 14
GND 15
Q1 16
Q2 17
VDD 18
Phase
Detector
VCO
MUX
Divide Logic
S1 S0
÷2
Output Buffers Group C
Group A
Group B
4 VDD
3 Q10
2 Q9
1 GND
28 Q8
27 Q7
26 VDD
19 20
GND Q3
21 22 23
Q4 VDD Q5
24 25
Q6 GND
TriQuint’s TQ1090 is a configurable clock buffer which generates 11
outputs, operating over a wide range of frequencies from 33 MHz to
45MHz, 65 MHz to 90 MHz and 130 MHz to 180 MHz. The outputs are
available at 1x, 2x and 4x, or at 1/2x, 1x and 2x, or at 1/4 x, 1/2 x and
1x the reference clock frequency, fREF.
When one of the Group A outputs (Q0–Q4) is used as feedback to the PLL,
all Group A outputs will be at fREF, all Group B outputs (Q5–Q8) will be at
2x fREF and all Group C outputs (Q9,Q10) will be at 4x fREF. When one of the
Group B outputs is used as feedback to the PLL, all Group A outputs will
be at 1/2 x fREF, all Group B outputs will be at fREF and all Group C outputs
will be at 2x fREF. When one of the Group C outputs is used as feedback to
the PLL, all Group A outputs will be at 1/4 x fREF, all Group B outputs will be
at 1/2 x fREF and all Group C outputs will be at fREF.
A very stable internal Phase-Locked Loop (PLL) provides low-jitter operation.
This completely self-contained PLL requires no external capacitors or
resistors. The PLL’s Voltage-Controlled Oscillator (VCO) has a frequency
range from 260 MHz to 360 MHz. By feeding back one of the output clocks
to FBIN, the PLL continuously maintains frequency and phase synchron-
ization between the reference clock (REFCLK) and each of the outputs.
11-Output
Configurable
Clock Buffer
Features
• Wide frequency range:
33 MHz to 45 MHz
65 MHz to 90 MHz and
130 MHz to 180 MHz
• Output configurations:
four outputs at fREF
four outputs at 2x fREF
two output at 4x fREF or
five outputs at 1/2 x fREF
three outputs at fREF
two outputs at 2x fREF
• Selectable Phase Shift:
–2t, –t, 0, +t (t = 1/fvco)
• Low output-to-output skew:
150 ps (max) within a group
• Near-zero propagation delay
–350 ps ± 500 ps (max) or
–350 ps ±700 ps (max)
• TTL-compatible I/O with 30 mA
output drive
• Ideal for Power PC™ designs
• 28-pin J-lead surface-mount
package
For additional information and latest specifications, see our website: www.triquint.com
1