English
Language : 

UR6515D Datasheet, PDF (5/9 Pages) TRACO Electronic AG – 3A DDR BUS TERMINATION REGULATOR
UR6515D
„ TYPICAL APPLICATIONS CIRCUITS
LINEAR INTEGRATED CIRCUIT
R1=R2=100KΩ, COUT=10μF(Ceramic)+1000μF under the worst case testing condition
CSS=1μF, CIN=470μF(Low ESR), CCNTL=47μF
VREF
=
R2
R1 + R2
VIN ( V )
,
VOUT
track
VREF
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
5 of 9
QW-R101-029.A