TMP86CM72FG Datasheet, PDF (8/198 Pages) Toshiba Semiconductor – 8 Bit Microcontroller

13. Asynchronous Serial interface (UART )
13.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.2 Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.3 Transfer Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.4 Transfer Rate. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.5 Data Sampling Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.6 STOP Bit Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.7 Parity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.8 Transmit/Receive Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.8.1 Data Transmit Operation .................................................................................................................... 130
13.8.2 Data Receive Operation ..................................................................................................................... 130
13.9 Status Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13.9.1 Parity Error.......................................................................................................................................... 131
13.9.2 Framing Error...................................................................................................................................... 131
13.9.3 Overrun Error ...................................................................................................................................... 131
13.9.4 Receive Data Buffer Full..................................................................................................................... 132
13.9.5 Transmit Data Buffer Empty ............................................................................................................... 132
13.9.6 Transmit End Flag .............................................................................................................................. 133
125
126
128
129
129
130
130
130
131
14. Serial Bus Interface(I2C Bus) Ver.-D (SBI)
14.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14.2 Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14.3 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14.4 The Data Format in the I2C Bus Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14.5 I2C Bus Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14.5.1 Acknowledgement mode specification................................................................................................ 139
14.5.1.1 Acknowledgment mode (ACK = “1”)
14.5.1.2 Non-acknowledgment mode (ACK = “0”)
14.5.2 Number of transfer bits ....................................................................................................................... 140
14.5.3 Serial clock ......................................................................................................................................... 140
14.5.3.1 Clock source
14.5.3.2 Clock synchronization
14.5.4 Slave address and address recognition mode specification ............................................................... 141
14.5.5 Master/slave selection ........................................................................................................................ 141
14.5.6 Transmitter/receiver selection............................................................................................................. 141
14.5.7 Start/stop condition generation ........................................................................................................... 142
14.5.8 Interrupt service request and cancel................................................................................................... 142
14.5.9 Setting of I2C bus mode ..................................................................................................................... 143
14.5.10 Arbitration lost detection monitor ...................................................................................................... 143
14.5.11 Slave address match detection monitor............................................................................................ 144
14.5.12 GENERAL CALL detection monitor .................................................................................................. 144
14.5.13 Last received bit monitor................................................................................................................... 144
14.6 Data Transfer of I2C Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14.6.1 Device initialization ............................................................................................................................. 145
14.6.2 Start condition and slave address generation..................................................................................... 145
14.6.3 1-word data transfer............................................................................................................................ 145
14.6.3.1 When the MST is “1” (Master mode)
14.6.3.2 When the MST is “0” (Slave mode)
14.6.4 Stop condition generation ................................................................................................................... 148
14.6.5 Restart ................................................................................................................................................ 149
135
135
135
136
137
145
15. 8-Bit AD Converter (ADC)
15.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151
iv