TMP86FH47AUG Datasheet, PDF (50/214 Pages) Toshiba Semiconductor – 8 Bit Microcontroller

3. Interrupt Control Circuit
3.2 Interrupt enable register (EIR)
TMP86FH47AUG
Interrupt Latches
(Initial value: 00000000 000000**)
ILH,ILL
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
(003DH, 003CH) _{IL15 IL14 IL13 IL12 IL11 IL10 IL9 IL8 IL7 IL6 IL5 IL4 IL3 IL2}
ILH (003DH)
ILL (003CH)
IL15 to IL2
Interrupt latches
at RD
at WR
0: No interrupt request
0: Clears the interrupt request
R/W
1: Interrupt request
1: (Interrupt latch is not set.)
Note 1: To clear any one of bits IL7 to IL4, be sure to write "1" into IL2 and IL3.
Note 2: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0"
(Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt
by EI instruction)
In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on inter-
rupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be exe-
cuted before setting IMF="1".
Note 3: Do not clear IL with read-modify-write instructions such as bit operations.
Interrupt Enable Registers
(Initial value: 00000000 0000***0)
EIRH,EIRL
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
(003BH, 003AH) _{EF15 EF14 EF13 EF12 EF11 EF10 EF9 EF8 EF7 EF6 EF5 EF4}
IMF
EIRH (003BH)
EIRL (003AH)
EF15 to EF4
Individual-interrupt enable flag 0: Disables the acceptance of each maskable interrupt.
(Specified for each bit)
1: Enables the acceptance of each maskable interrupt.
R/W
0: Disables the acceptance of all maskable interrupts
IMF
Interrupt master enable flag
1: Enables the acceptance of all maskable interrupts
Note 1: *: Don’t care
Note 2: Do not set IMF and the interrupt enable flag (EF15 to EF4) to “1” at the same time.
Note 3: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0"
(Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt
by EI instruction)
In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on inter-
rupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be exe-
cuted before setting IMF="1".
Page 36