|
TC74ACT153F_07 Datasheet, PDF (5/9 Pages) Toshiba Semiconductor – CMOS Digital Integrated Circuit Silicon Monolithic Dual 4-Channel Multiplexer | |||
|
◁ |
TC74ACT153P/F/FN
Electrical Characteristics
DC Characteristics
Characteristics
Symbol
High-level input
voltage
VIH
Test Condition
â¯
Ta = 25°C
Ta = â40 to
85°C
Unit
VCC
(V)
Min
Typ.
Max
Min
Max
4.5 to
5.5
2.0
â¯
â¯
2.0
â¯
V
Low-level input
voltage
VIL
â¯
4.5 to
5.5
â¯
â¯
0.8
â¯
0.8
V
High-level output
voltage
Low-level output
voltage
Input leakage
current
VOH
VOL
IIN
VIN
IOH = â50 μA
4.5 4.4 4.5
â¯
4.4
â¯
= VIH or IOH = â24 mA
4.5 3.94 â¯
⯠3.80 â¯
V
VIL
IOH = â75 mA (Note) 5.5
â¯
â¯
⯠3.85 â¯
VIN
IOL = 50 μA
4.5
â¯
0.0 0.1
â¯
0.1
= VIH or IOL = 24 mA
4.5 â¯
â¯
0.36 â¯
0.44
V
VIL
IOL = 75 mA (Note) 5.5
â¯
â¯
â¯
⯠1.65
VIN = VCC or GND
5.5 â¯
⯠±0.1 ⯠±1.0 μA
Quiescent supply
current
ICC
VIN = VCC or GND
Per input: VIN = 3.4 V
IC
Other input: VCC or GND
5.5 â¯
5.5 â¯
â¯
8.0
⯠80.0 μA
⯠1.35 â¯
1.5 mA
Note:
This spec indicates the capability of driving 50 Ω transmission lines.
One output should be tested at a time for a 10 ms maximum duration.
AC Characteristics (CL = 50 pF, RL = 500 Ω, input: tr = tf = 3 ns)
Characteristics
Symbol
Test Condition
Ta = 25°C
Ta = â40 to
85°C
Unit
VCC (V) Min Typ. Max Min Max
Propagation delay
time
tpLH
(Cn-Y)
tpHL
â¯
5.0 ± 0.5 â¯
6.1 9.7 1.0 11.0 ns
Propagation delay
time
tpLH
(A, B-Y)
tpHL
â¯
5.0 ± 0.5 â¯
7.8 11.8 1.0 13.5 ns
Propagation delay
time
tpLH
( G -Y)
tpHL
â¯
5.0 ± 0.5 â¯
5.6
9.7
1.0 11.0 ns
Input capacitance
CIN
â¯
Power dissipation
capacitance
CPD
(Note)
â¯
â¯
5
10
â¯
10
pF
â¯
47
â¯
â¯
â¯
pF
Note:
CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load.
Average operating current can be obtained by the equation:
ICC (opr) = CPDï½¥VCCï½¥fIN + ICC
5
2007-10-01
|
▷ |