English
Language : 

TC6387XB Datasheet, PDF (17/62 Pages) Toshiba Semiconductor – SD Memory Card / SDIO Card Controller
TC6387XB Specification
Rev. 1.0 02/02/06
4.5 Interruption
When the TC6387XB detects the each interrupt sources, TC6387XB asserts interrupt signals (#HINT). It is necessary
that the interrupt mask bits are released. This mask bits releasing is controlled by setting SD Interrupt Mask
Register(Offset:020-023h, 120-123h). Each factor of the interrupt can be evaluated by referring to SD Card Status
Register(Offset:01C-01Dh, 11C-11Dh) or SD Buffer Control & Error Status Register(Offset:01E-01Fh, 11E-11Fh).
The details of each factor are listed below.
4.5.1 SD card insertion interrupt by #SDCD
+ Interrupt Assert Condition
When an SD card is inserted to a slot, #SDCD is lowered. This condition causes an interrupt to be generated.
#SDCD is not recognized as being lowered unless it remains in "0" state for the number of HCLK cycles specified
by CDM[1:0] of Card Detect Mode Register(Config Offset:4Ch). The interrupt is asserted in th timing of raising of
CLK32 from #SDCD low state.
HCLK
CDM
CLK32
#SDCD
#HINT
+ Factor Evaluation Method
The SCIN bit(D4) of SD Card Status Register(Offset:01C-01Dh) is set to "1".
+De-asserting Method
(1) "0" is written into the SCIN bit(D4) of SD Card Status Register(Offset:01C-01Dh).
(2) "1" is written into the MCIN bit(D4) of SD Interrupt Mask Register(Offset:020-023h).
(3) Hardware reset by #PCLR = “0”.
(4) Software reset by writing "0" into the SRST bit(D0) of SD Software Reset Register(Offset:0E0h).
4.5.2 SD card removal interrupt by #SDCD
+ Interrupt Assert Condition
When an SD card in a slot is removed, #SDCD is raised. This condition causes an interrupt to be generated. After
#SDCD is high, the interrupt is asserted in th timing of raising of CLK32.
TOSHIBA CONFIDENTIAL
TOTAL 62 PAGE NO.17