TA1395FNG Datasheet, PDF (13/24 Pages) Toshiba Semiconductor – Mixer/Oscillator and PLL IC for TV/VCR Tuner

TA1395FNG
BYTE 4
Byte 4 is a control byte used to set the different functions. Bit 2 (CP) and controls the output current of the charge-pump
circuit. When bit 2 is set to [0], the output current is set to +55 µA; when it is set to [1] , it is +250 µA.
Bit 3 (T2), bit 4 (T1), and bit 5 (T0) are used to set charge pump, the phase comparator reference signal output and
counter divider output in test mode. (For details of test mode, see the test mode setting table.)
Bit 6 (Rsa) and bit 7 (Rsb) are used to set the crystal reference frequency divider ratio. (For details of the crystal
reference frequency divider ratio, see the table for crystal reference frequency divider ratios.)
Bit 8 (OS) is used to set the charge-pump driver amplifier output setting. When bit 8 is set to [0], the output is ON (the
normal setting used); when it is set to [1], the output is OFF (charge pump is sink mode).
BYTE 5
Byte 5 is used to set the test mode and control the output ports (BS_V, BS_VH, BS_FM).
When a bandswitch data is set to [0], the output port is OFF; when it is set to [1], it is ON.
Bandswitch setting is also used to switch between the VHF and UHF bands and it is control standby mode.
ɾ
When the bandswitch data for either B1 or B2 is [1], VHF mode is effective.
ɾ
When the bandswitch data for both B1 and B2 is [0], UHF mode is effective.
ɾ
When the bandswitch data for both B1 and B2 is [1], Standby mode is effective.
Set the following maximum values for currents to the bandswitch driver. Ensure also that the total band current is
within 15 mA when two bands are operating at the same time.
ɾ
BS_V (pin 7) output current: 5 mA (maximum)
ɾ
BS_VH (pin 8) output current: 10 mA (maximum)
ɾ
BS_FM (pin 9) output current: 5 mA (maximum)
B) READ MODE (Status Request)
When Read Mode is set, power-on reset operation status and phase comparator lock detector output status are output to
the master device.
Bit 1 (POR) indicates the power-on reset operation status. When the power supply of Vcc stops, this bit is set to [1]. The
conditions for reset to [0] are that voltage supplied to Vcc is 3V or higher, that transmission is requested in READ MODE,
and that the status is output. (When Vcc is turned on, bit 1 is also set to [1].)
Bit 2 (FL) indicates the phase comparator lock status. When this is locked, [1] is output; when it is unlocked, [0] is
output.
13





2005/05/20