TMP86F409NG Datasheet, PDF (123/200 Pages) Toshiba Semiconductor – 8 Bit Microcontroller

TMP86F409NG
11. Serial Expansion Interface (SEI)
SEI is one of the serial interfaces incorporated in the TMP86F409NG. It allows connection to peripheral devices
via full-duplex synchronous communication protocols. The TMP86F409NG contain one channel of SEI.
SEI is connected with an external device through SCLK, MOSI, MISO and the terminal SS. SCLK, MOSI, MISO,
and SS pins respectively are shared with P02, P03, P04 and P05. When using these ports as SCLK, MOSI, MISO, or
SS pins, set the each Port Output Latch to “1”.
11.1 Features
• The master outputs the shift clock for only a data transfer period.
• The clock polarity and phase are programmable.
• The data is 8 bits long.
• MSB or LSB-first can be selected.
• The programmable data and clock timing of SEI can be connected to almost all synchronous serial peripheral
devices. Refer to “" 11.5 SEI Transfer Formats "”.
• The transfer rate can be selected from the following four (master only):
4 Mbps, 2 Mbps, 1 Mbps, or 250 kbps (when operating at 16 MHz)
• The error detection circuit supports the following functions:
a. Write collision detection: When the shift register is accessed for write during transfer
b. Overflow detection: When new data is received while the transfer-finished flag is set (slave only)
Note: Mode fault detect function is not supported. Make sure to set SECR<MODE> bit to "1" for disabling the Mode fault
detection.
SEI
control
register
SEE
MODE
MSTR
CPHA
CPOL
BOS
SER
SEF
SEI
status
register
WCOL
SOVF
SEI control unit
Clock control unit
Clock selection
4, 8, 16, 64 divide
MISO MOSI SCLK SS
Port control unit
SEI data register
Shift register
Read buffer
Bit order selection
Internal SEI clock
SEI interrupt
(INTSEI1)
Data Address
Figure 11-1 SEI (Serial Extended Interface)
Page 113