TC74A23F Datasheet, PDF (12/20 Pages) Toshiba Semiconductor – Toshiba CMOS Digital Integrated Circuit Silicon Monolithic

TC94A23F
Pin
Number
Symbol
Pin Name
Function and Operation
Remarks
81
DV_SR
82
RO
R-channel D/A converter block ground pin
R-channel data forward rotation output pin
DV_DD
DV_RR/DV_RL
83
DV_RR
R-channel reference voltage pin
84
DV_DD
CD processor control
input/output
D/A converter block power supply pin
85
DV_RL
L-channel reference voltage pin
RO/LO
DV_DD
86
LO
87
DV_SL
L-channel data forward rotation output pin
DV_SL/DV_SR
V_SS
L-channel D/A converter block ground pin
90
RST
Reset input
Device system reset signal input pin.
While the RST is at Low level, reset is
applied. When the RST is at High level, the
CD block is in operation, and the controller
program starts from address 0.
Normally, when 2.7 V or higher voltage is
supplied to the MV_DD when at 0 V, system
reset is applied (power-on reset). Fix the pin
to High level.
Input pin used to request or release hold
state.
Normally, the pin is used for inputting the CD
mode selection signal or battery detection
signal.
Halt states are Clock Stop mode (crystal
oscillator stops oscillation) and Wait mode
(CPU stops). The modes are entered using
the CKSTP and WAIT instructions.
By program, Clock Stop mode can be entered
by detection of Low level on the HOLD pin or
by forced execution. Clock Stop mode can be
released by detection of High level on the
HOLD pin or change in the HOLD pin input.
Executing the CKSTP instruction stops the
clock generator and the CPU, entering
91
HOLD
Hold mode control _{memory backup state. During memory backup}
input
state, current dissipation becomes low (1 mA
or below). The display output and CMOS
output port automatically become Low level.
The N-channel open drain output becomes
off.
Regardless of the HOLD pin input state, Wait
mode is executed and current dissipation
becomes low. Crystal oscillator only on or
CPU operation suspended can be
programmed. When the crystal oscillator only
is on, all displays are at Low level. The other
pins are in Hold state. When CPU operation is
suspended, all states are held except that the
CPU is suspended. Wait mode is released by
a change of the HOLD pin input.
(Note)
To use Backup mode, turn off the
V_DD pin (power supply for CD), and
enter Backup mode.
MV_DD
MV_DD
12
2002-02-06