English
Language : 

TMP91C829 Datasheet, PDF (109/204 Pages) Toshiba Semiconductor – Original CMOS 16-Bit Microcontroller
TMP91C829
(5) Capture input control
This circuit controls the timing to latch the value of up counter UC0 into TB0CP0,
TB0CP1. The latch timing for the capture register is determined by
TB0MOD<TB0CPM1:0>.
In addition, the value in the up counter can be loaded into a capture register by
software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up
counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in
run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).
Note:
As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current
value in the up counter is loaded into capture register TB0CP0. However, note that
the current value in the up counter is also loaded into capture register TB0CP0
when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.
Note
Write to TBnMOD
register
“0” WR
“0” WR
“1” WR
“1” WR
TBnMOD
<TBnCP0I>
Capture
operation
Capture Capture Capture
NOP
(6) Comparators (CP0 and CP1)
CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0
with the value set in TB0RG0 or TB0RG1 respectively, in order to detect a match. If a
match is detected, the comparator generates an interrupt (INTTB00 or INTTB01
respectively).
(7) Timer flip-flops (TB0FF0 and TB0FF1)
These flip-flops are inverted by the match detect signals from the comparators and
the latch signals to the capture registers. Inversion can be enabled and disabled for
each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. After a
reset the value of TB0FF0 is undefined. If 00 is written to TB0FFCR<TB0FF0C1:0> or
<TB0FF1C1:0>, TB0FF0 will be inverted. If 01 is written to the capture registers, the
value of TB0FF0 will be set to 1. If 10 is written to the capture registers, the value of
TB0FF0 will be set to 0. The values of TB0FF0 and TB0FF1 can be output via the timer
output pins TB0OUT0 (which is shared with P95) and TB0OUT1 (which is shared with
P96). Timer output should be specified using the port 9 function register.
91C829-107
2006-03-15