English
Language : 

TPCF8402_09 Datasheet, PDF (1/11 Pages) Toshiba Semiconductor – Field Effect Transistor Silicon P, N Channel MOS Type (U-MOS IV / U-MOS III)
TPCF8402
TOSHIBA Field Effect Transistor Silicon P, N Channel MOS Type (U-MOS IV / U-MOS III)
TPCF8402
Portable Equipment Applications
Motor Drive Applications
DC-DC Converter Applications
Unit: mm
• Low drain-source ON resistance : P Channel RDS (ON) = 60 mΩ (typ.)
N Channel RDS (ON) = 38 mΩ (typ.)
• High forward transfer admittance : P Channel |Yfs| = 5.9 S (typ.)
N Channel |Yfs| = 6.8 S (typ.)
• Low leakage current : P Channel IDSS = −10 μA (VDS = −30 V)
N Channel IDSS = 10 μA (VDS = 30 V)
• Enhancement-mode
: P Channel Vth = −0.8 to −2.0 V (VDS = −10 V, ID = −1mA)
N Channel Vth = 1.3 to 2.5 V (VDS = 10 V, ID = 1mA)
Absolute Maximum Ratings (Ta = 25°C)
Characteristics
Symbol
Rating
Unit
Drain-source voltage
VDSS
Drain-gate voltage (RGS = 20 kΩ)
VDGR
Gate-source voltage
VGSS
DC
Drain current
Pulse
(Note 1) ID
(Note 1) IDP
Drain power Single-device operation
dissipation
(Note 3a)
(t = 5 s)
(Note 2a)
Single-device value at
dual operation(Note 3b)
PD (1)
PD (2)
Drain power Single-device operation
dissipation
(Note 3a)
(t = 5 s)
(Note 2b)
Single-device value at
dual operation(Note 3b)
PD (1)
PD (2)
-30
-30
±20
-3.2
-12.8
1.35
1.12
0.53
0.33
30
V
30
V
±20
V
4.0
A
16.0
1.35
1.12
W
0.53
0.33
Single pulse avalanche energy (Note 4) EAS
0.67
2.6
mJ
Avalanche current
IAR
-1.6
2.0
A
Repetitive avalanche energy
Single-device value at dual operation
EAR
0.11
mJ
(Note 2a, 3b, 5)
Channel temperature
Storage temperature range
Tch
150
°C
Tstg
−55~150
°C
JEDEC
―
JEITA
―
TOSHIBA
2-3U1B
Weight: 0.011 g (typ.)
Circuit Configuration
8
7
6
5
1
2
3
4
Note: For Notes 1 to 5, refer to the next page.
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in
temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e.
operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate
reliability upon reviewing the Toshiba Semiconductor Reliability Handbook (“Handling Precautions”/“Derating Concept and
Methods”) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).
This transistor is an electrostatic-sensitive device. Handle with caution.
1
2009-09-29