TC74VHC138F_12 Datasheet, PDF (1/9 Pages) Toshiba Semiconductor – 3-to-8 Line Decoder

TC74VHC138F/FT/FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC74VHC138F,TC74VHC138FT,TC74VHC138FK
3-to-8 Line Decoder
The TC74VHC138 is an advanced high speed CMOS 3-to-8
DECODER fabricated with silicon gate C2MOS technology.
It achieves the high speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low power
dissipation.
When the device is enabled, 3 Binary Select inputs (A, B and C)
determine which one of the outputs ( Y0 - Y7 ) will go low.
When enable input G1 is held low or either G2A or G2B is held
high, decoding function is inhibited and all outputs go high.
G1, G2A , and G2B inputs are provided to ease cascade
connection and for use as an address decoder for memory
systems.
An input protection circuit ensures that 0 to 5.5 V can be
applied to the input pins without regard to the supply voltage.
This device can be used to interface 5 V to 3 V systems and two
supply systems such as battery back up. This circuit prevents
device destruction due to mismatched supply and input voltages.
Features
• High speed: t_pd = 5.7 ns (typ.) at V_CC = 5 V
• Low power dissipation: I_CC = 4 μA (max) at Ta = 25°C
• High noise immunity: V_NIH = V_NIL = 28% V_{CC (min)}
• Power down protection is provided on all inputs.
• Balanced propagation delays: t_pLH ^∼− t_pHL
• Wide operating voltage range: V_{CC (opr)} = 2 V to 5.5 V
• Pin and function compatible with 74ALS138
TC74VHC138F
TC74VHC138FT
TC74VHC138FK
Weight
SOP16-P-300-1.27A
TSSOP16-P-0044-0.65A
VSSOP16-P-0030-0.50
: 0.18 g (typ.)
: 0.06 g (typ.)
: 0.02 g (typ.)
1
2012-02-29