English
Language : 

T436416A Datasheet, PDF (1/29 Pages) Taiwan Memory Technology – 4M X 16 SDRAM
tm TE
CH
SDRAM
T436416A
4M x 16 SDRAM
1M x 16bit x 4Banks Synchronous DRAM
FEATURES
• 3.3V power supply
• Four banks operation
• LVTTL compatible with multiplexed address
• All inputs are sampled at the positive going
edge of system clock
• Burst Read Single-bit Write operation
• DQM for masking
• Auto refresh and self refresh
• 64ms refresh period (4K cycle)
• MRS cycle with address key programs
- CAS Latency ( 2 & 3 )
- Burst Length ( 1 , 2 , 4 , 8 & full page)
- Burst Type (Sequential & Interleave)
• Available package type in 54 pin TSOP(II)
• Operating temperature : 0 ~ +70 °C
ORDERING INFORMATION
PART NO.
MAX
FREQUENCY
PACKAGE
T436416A-6S
166 MHz 54 pin TSOP(II)
T436416A-7S
143 MHz 54 pin TSOP(II)
T436416A-7.5S 133 MHz 54 pin TSOP(II)
T436416A-8S
125 MHz 54 pin TSOP(II)
T436416A-10S 100 MHz 54 pin TSOP(II)
T436416A-6SG 166 MHz
T436416A-7SG 143 MHz
T436416A-7.5SG 133 MHz
T436416A-8SG 125 MHz
T436416A-10SG 100 MHz
54 pin TSOP(II)
lead-free
54 pin TSOP(II)
lead-free
54 pin TSOP(II)
lead-free
54 pin TSOP(II)
lead-free
54 pin TSOP(II)
lead-free
GRNERAL DESCRIPTION
The T436416A is 67,108,864 bits synchronous
high data rate Dynamic RAM organized as
4 x 1,048,576 words by 16 bits , fabricated with
high performance CMOS technology .
Synchronous design allows precise cycle control
with the use of system clock I/O transactions are
possible on every clockcycle . Range of operating
frequencies , programmable burst length and
programmable latencies allow the same device to
be useful for a variety of high bandwidth , high
performance memory system applications.
PIN ARRANGEMENT (Top View)
V DD
1
54
DQ0
2
53
V DDQ
3
52
DQ1
4
51
DQ2
5
50
V SSQ
6
49
DQ3
7
48
DQ4
8
47
V DDQ
9
46
DQ5
10
45
DQ6
11
44
V SSQ
DQ7
V DD
12
5 4 P IN T S O P (II)
43
13
(4 0 0 m il x 8 7 5 m il)
42
(0 .8 m m P IN P IT C H )
14
41
LD Q M
15
40
WE
16
39
CAS
17
38
RAS
18
37
CS
19
36
BA0
20
35
BA1
21
34
A 10/A P
22
33
A0
23
32
A1
24
31
A2
25
30
A3
26
29
V DD
27
28
V ss
D Q 15
V SSQ
D Q 14
D Q 13
V DDQ
D Q 12
D Q 11
V SSQ
D Q 10
DQ9
V DDQ
DQ8
V ss
N .C /R F U
UDQM
CLK
CKE
N .C
A 11
A9
A8
A7
A6
A5
A4
V ss
TM Technology Inc. reserves the right
P. 1
to change products or specifications without notice.
Publication Date: MAY. 2003
Revision: B