TMS320C6748_14 Datasheet, PDF (87/273 Pages) Texas Instruments – Fixed- and Floating-Point DSP

www.ti.com
OSCIN
OSCOUT
NC
OSCV_SS
TMS320C6748
SPRS590F – JUNE 2009 – REVISED MARCH 2014
Clock
Input
to PLL
Figure 6-7. External 1.2V Clock Source
Table 6-3. OSCIN Timing Requirements for an Externally Driven Clock
PARAMETER
MIN
MAX
UNIT
f_OSCIN
t_c(OSCIN)
t_w(OSCINH)
t_w(OSCINL)
t_t(OSCIN)
t_j(OSCIN)
OSCIN frequency range
Cycle time, external clock driven on OSCIN
Pulse width high, external clock on OSCIN
Pulse width low, external clock on OSCIN
Transition time, OSCIN
Period jitter, OSCIN
12
20
0.4 t_c(OSCIN)
0.4 t_c(OSCIN)
50
0.25P or 10 ⁽¹⁾
0.02P
MHz
ns
ns
ns
ns
ns
(1) Whichever is smaller. P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve
noise immunity on input signals.
6.6 Clock PLLs
The device has two PLL controllers that provide clocks to different parts of the system. PLL0 provides
clocks (though various dividers) to most of the components of the device. PLL1 provides clocks to the
DDR2/mDDR Controller and provides an alternate clock source for the ASYNC3 clock domain. This allows
the peripherals on the ASYNC3 clock domain to be immune to frequency scaling operation on PLL0.
The PLL controller provides the following:
• Glitch-Free Transitions (on changing clock settings)
• Domain Clocks Alignment
• Clock Gating
• PLL power down
The various clock outputs given by the controller are as follows:
• Domain Clocks: SYSCLK [1:n]
• Auxiliary Clock from reference clock source: AUXCLK
Various dividers that can be used are as follows:
• Post-PLL Divider: POSTDIV
• SYSCLK Divider: D1, ¼, Dn
Various other controls supported are as follows:
• PLL Multiplier Control: PLLM
• Software programmable PLL Bypass: PLLEN
Copyright © 2009–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
87
Submit Documentation Feedback
Product Folder Links: TMS320C6748