SN74GTLPH3245 Datasheet, PDF (8/19 Pages) Texas Instruments – 32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SN74GTLPH3245
32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SCES291D – OCTOBER 1999 – REVISED JUNE 2005
Recommended Operating Conditions^(1)(2)(3)(4)
www.ti.com
V_CC
BIAS V_CC
V_TT
Supply voltage
Termination voltage
V_REF
Reference voltage
V_I
Input voltage
V_IH
High-level input voltage
V_IL
I_IK
I_OH
I_OL
∆t/∆v
∆t/∆V_CC
T_A
Low-level input voltage
Input clamp current
High-level output current
Low-level output current
Input transition rise or fall rate
Power-up ramp rate
Operating free-air temperature
GTL
GTLP
GTL
GTLP
B port
Except B port
B port
ERC
Except B port and ERC
B port
ERC
Except B port and ERC
A port
A port
B port
Outputs enabled
MIN NOM
3.15 3.3
1.14 1.2
1.35 1.5
0.74 0.8
0.87
1
V_CC
V_REF + 0.05
V_CC – 0.6 V_CC
2
GND
20
–40
MAX
3.45
1.26
1.65
0.87
1.1
V_TT
5.5
5.5
V_REF – 0.05
0.6
0.8
–18
–24
24
100
10
85
UNIT
V
V
V
V
V
V
mA
mA
mA
ns/V
µs/V
°C
(1) All unused inputs of the device must be held at V_CC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_CC = 3.3 V first, I/O second, and V_CC = 3.3 V
last, because the BIAS V_CC precharge circuitry is disabled when any V_CC pin is connected. The control and V_REF inputs can be
connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is
acceptable, but generally, GND is connected first.
(3) V_TT and R_TT can be adjusted to accommodate backplane impedances if the dc recommended I_OL ratings are not exceeded.
(4) V_REF can be adjusted to optimize noise margins, but normally is two-thirds V_TT. TI-OPC circuitry is enabled in the A-to-B direction and is
activated when V_TT > 0.7 V above V_REF. If operated in the A-to-B direction, V_REF should be set to within 0.6 V of V_TT to minimize current
drain.
8