SN65DSI86-Q1 Datasheet, PDF (64/81 Pages) Texas Instruments – MIPI DSI to eDP Bridge

SN65DSI86-Q1
SLLSEJ5A – JULY 2014 – REVISED DECEMBER 2015
ADDRESS
0x16
BIT(S)
0
Table 33. Page 7
DESCRIPTION
ASSR_OVERRIDE.
0 = ASSR_CONTROL is read-only. (Default)
1 = ASSR_CONTROL is read/write.
www.ti.com
ACCESS
RW
64
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: SN65DSI86-Q1