MSP430F563X_11 Datasheet, PDF (56/106 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430F563x
SLAS650B – JUNE 2010 – REVISED AUGUST 2011
www.ti.com
PMM, SVM Low Side
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP
SVMLE = 0, PMMCOREV = 2
0
I_(SVML)
SVM_L current consumption
SVMLE = 1, PMMCOREV = 2, SVMLFP = 0
200
SVMLE = 1, PMMCOREV = 2, SVMLFP = 1
2.0
SVMLE = 1, dV_CORE/dt = 10 mV/µs,
SVMLFP = 1
2.5
t_pd(SVML) SVM_L propagation delay
SVMLE = 1, dV_CORE/dt = 1 mV/µs,
SVMLFP = 0
20
t_(SVML)
SVM_L on/off delay time
SVMLE = 0→1,
SVMLFP = 1
SVMLE = 0→1,
SVMLFP = 0
12.5
100
MAX
UNIT
nA
nA
µA
µs
µs
Wake-Up From Low-Power Modes and Reset
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP
Wake-up time from LPM2,
PMMCOREV = SVSMLRRL = n fMCLK ≥ 4 MHz
3
t_WAKE-UP-FAST
LPM3, or LPM4 to active
mode ⁽¹⁾
(where n = 0, 1, 2, or 3),
SVSLFP = 1
1 MHz < f_MCLK <
4 MHz
4
Wake-up time from LPM2,
PMMCOREV = SVSMLRRL = n
t_WAKE-UP-SLOW LPM3 or LPM4 to active
(where n = 0, 1, 2, or 3),
150
mode ⁽²⁾
SVSLFP = 0
t_WAKE-UP-LPM5
Wake-up time from LPM3.5 or
LPM4.5 to active mode⁽³⁾
2
t_{WAKE-UP-RESET}
Wake-up time from RST or
BOR event to active mode⁽³⁾
2
MAX
6.5
8.0
UNIT
µs
165 µs
3 ms
3 ms
(1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance
mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). Fastest wakeup times are possible with SVS_Land SVM_L in full
performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while
operating in LPM2, LPM3, and LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx
Family User's Guide (SLAU208).
(2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance
mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). In this case, the SVS_Land SVM_L are in normal mode (low current)
mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while operating in LPM2, LPM3, and
LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx Family User's Guide
(SLAU208).
(3) This value represents the time from the wakeup event to the reset vector execution.
Timer_A, Timers TA0, TA1, and TA2
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Internal: SMCLK, ACLK
f_TA
Timer_A input clock frequency
External: TACLK
Duty cycle = 50% ± 10%
V_CC
1.8 V/ 3 V
MIN TYP
t_TA,cap
Timer_A capture timing
All capture inputs.
Minimum pulse width required for
capture.
1.8 V/ 3 V
20
MAX UNIT
20 MHz
ns
Timer_B, Timer TB0
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Internal: SMCLK, ACLK
f_TB
Timer_B input clock frequency
External: TBCLK
Duty cycle = 50% ± 10%
V_CC
1.8 V/ 3 V
MIN TYP
MAX UNIT
20 MHz
56
Copyright © 2010–2011, Texas Instruments Incorporated