 English |
|
|
|
|
|
|
|
| LMX2594 Datasheet, PDF (52/73 Pages) Texas Instruments – 15 GHz Wideband PLLatinum RF Synthesizer With Phase Synchronization and JESD204B Support | |||
| |||
| ◁ |
LMX2594
SNAS696 â MARCH 2017
7.6.8 SysREF Registers
www.ti.com
Figure 37. Registers Excluding Address
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
R71 0
0
0
0
0
0
0
0
SYSREF_DIV_PRE
SYSR
EF_P
ULSE
SYSR
EF_E
N
SYSR
EF_R
EPEA
T
0
1
R72 0
0
0
0
0
SYSREF_DIV
R73 0
0
0
0
JESD_DAC2_CTRL
JESD_DAC1_CTRL
R74
SYSREF_PULSE_CNT
JESD_DAC4_CTRL
JESD_DAC3_CTRL
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Location Field
R71[7:5] STSREF_DIV_PRE
R71[4] SYSREF_PULSE
R71[3] SYSREF_EN
R71[2] SYSREF_REPEAT
R72[10:0] SYSREF_DIV
R73[5:0] JESD_DAC1_CTRL
R73[11:6] JESD_DAC2_CTRL
R74[5:0] JESD_DAC3_CTRL
R74[11:6] JESD_DAC4_CTRL
R74[15:12] SYSREF_PULSE_CNT
Table 29. Field Descriptions
Type
R/W
Reset
4
R/W
0
R/W
0
R/W
0
R/W
0
R/W
63
R/W
0
R/W
0
R/W
0
R/W
0
Description
Pre divider for SYSREF
2: Divide by 2
4: Divide by 4
All other states: invalid
Enable pulser mode in master mode
0: Disabled
1: Enabled
Enable SYSREF
Enable repeater mode
0: Master mode
1: Repeater mode
Divider for the SYSREF
Fout = Fin / (2 Ã SYSREF_DIV + 4)
These are the adjustments for the delay for the SYSREF. Two of
these must be zero and the other two values must sum to 63.
Number of pulses in pulse mode in master mode
52
Submit Documentation Feedback
Product Folder Links: LMX2594
Copyright © 2017, Texas Instruments Incorporated
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese