SN54ABT7819_13 Datasheet, PDF (5/22 Pages) Texas Instruments – CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

functional block diagram
PENA
RENA
WENA
CSA
W/RA
CLKA
RSTA
Port-A
Control
Logic
SN54ABT7819
512 × 18 × 2
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SGBS305D – AUGUST 1994 – REVISED APRIL 1998
Read
Pointer
18
ORA
A0–A17
IRA
AF/AEA
HFA
Register
512 × 18
18 _{Dual-Port SRAM}
FIFOB–A
Register
Flag
Logic
FIFOB–A
Write
Pointer
8
8
Write
Pointer
Flag
Logic
FIFOA–B
18
IRB
AF/AEB
HFB
B0–B17
ORB
512 × 18
18
Register
Dual-Port SRAM
FIFOA–B
Register
Read
Pointer
Port-B
Control
Logic
RSTB
CLKB
CSB
W/RB
WENB
RENB
PENB
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
5