LMR23625-Q1 Datasheet, PDF (5/34 Pages) Texas Instruments – SIMPLE SWITCHER 36 V, 2.5 A Synchronous Step-Down Converter

www.ti.com
LMR23625-Q1
SNVSAR5 – DECEMBER 2016
7.4 Thermal Information
THERMAL METRIC ^{(1) (2)}
DDA
(8 PINS)
DRR
(12 PINS)
UNIT
R_θJA
ψ_JT
ψ_JB
R_θJC(top)
R_θJC(bot)
R_θJB
Junction-to-ambient thermal resistance
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (top) thermal resistance
Junction-to-case (bottom) thermal resistance
Junction-to-board thermal resistance
42.0
41.5
5.9
0.3
23.4
16.5
°C/W
45.8
39.1
3.6
3.4
23.4
16.3
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
(2) Power rating at a specific ambient temperature T_A should be determined with a maximum junction temperature (T_J) of 125 °C, which is
illustrated in Recommended Operating Conditions section.
7.5 Electrical Characteristics
Limits apply over the recommended operating junction temperature (T_J) range of -40 °C to +125 °C, unless otherwise stated.
Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most
likely parametric norm at T_J = 25 °C, and are provided for reference purposes only.
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
POWER SUPPLY (VIN PIN)
V_IN
VIN_UVLO
Operation input voltage
Under voltage lockout thresholds
Rising threshold
Falling threshold
4
36
V
3.3 3.7 3.9
V
2.9 3.3 3.5
I_SHDN
Shutdown supply current
V_EN = 0 V, V_IN = 12 V, T_J = -40 °C to 125
°C
2.0
4.0 _μA
I_Q
Operating quiescent current (non-
switching)
V_IN =12 V, V_FB = 1.1 V, T_J = -40 °C to
125 °C, PFM mode
75
μA
ENABLE (EN PIN)
V_{EN_H}
V_{EN_HYS}
V_WAKE
Enable rising threshold Voltage
Enable hysteresis voltage
Wake-up threshold
I_EN
Input leakage current at EN pin
VOLTAGE REFERENCE (FB PIN)
V_IN = 4 V to 36 V, V_EN= 2 V
V_IN = 4 V to 36 V, V_EN= 36 V
1.4 1.55 1.7 V
0.4
V
0.4
V
10 100 nA
1
μA
V_REF
Reference voltage
I_{LKG_FB}
Input leakage current at FB pin
POWER GOOD (PGOOD PIN)
V_IN = 4 V to 36 V, T_J = 25 °C
V_IN = 4 V to 36 V, T_J = -40 °C to 125 °C
V_FB= 1 V
0.985 1.0 1.015
V
0.980 1.0 1.020
10
nA
V_{PG_OV}
Power-good flag over voltage tripping
threshold
% of reference voltage
105 107 110 %
V_{PG_UV}
Power-good flag under voltage tripping
threshold
% of reference voltage
92
94 96.5 %
V_{PG_HYS}
V_{IN_PG_MIN}
V_{PG_LOW}
Power-good flag recovery hysteresis
Minimum VIN for valid PGOOD output
PGOOD low level output voltage
50 μA pull-up to PGOOD pin, V_EN = 0 V,
T_J = 25 °C
50 μA pull-up to PGOOD pin, VIN = 1.5 V,
VEN = 0 V
1.5
%
1.5 V
0.4 V
INTERNAL LDO (VCC PIN)
0.5 mA pull-up to PGOOD pin, V_IN =13.5
0.4
V, V_EN = 0 V
V_CC
VCC_UVLO
Internal LDO output voltage
VCC under voltage lockout thresholds
Rising threshold
Falling threshold
4.1
V
2.8 3.2 3.6
V
2.4 2.8 3.2
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: LMR23625-Q1
Submit Documentation Feedback
5