DRV8816 Datasheet, PDF (5/17 Pages) Texas Instruments – DMOS DUAL 1/2-H-BRIDGE MOTOR DRIVERS

DRV8816
www.ti.com
SLRS063 – SEPTEMBER 2013
THERMAL INFORMATION
THERMAL METRIC⁽¹⁾
DRV8816
PWP - HTSSOP
UNITS
θ_JA
θ_JCtop
θ_JB
ψ_JT
ψ_JB
θ_JCbot
Junction-to-ambient thermal resistance⁽²⁾
Junction-to-case (top) thermal resistance⁽³⁾
Junction-to-board thermal resistance⁽⁴⁾
Junction-to-top characterization parameter⁽⁵⁾
Junction-to-board characterization parameter⁽⁶⁾
Junction-to-case (bottom) thermal resistance⁽⁷⁾
16 PINS
43.9
30.8
25.3
1.1
25
5.6
°C/W
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-
standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ_JT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining θ_JA, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_JB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining θ_JA , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific
JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
Spacer
RECOMMENDED OPERATING CONDITIONS⁽¹⁾
VBB
Power supply voltage range
VCC
Logic voltage
f_PWM
I_OUT
T_A
Applied PWM signal (IN1 and IN2)
H-bridge output current
Ambient temperature
(1) Power dissipation and thermal limits must be observed.
MIN
MAX
UNIT
8
38
V
5.5
V
100
kHz
2.8
A
–40
85
°C
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: DRV8816
Submit Documentation Feedback
5