ADC128S022_14 Datasheet, PDF (5/26 Pages) Texas Instruments – ADC128S022 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter

ADC128S022
www.ti.com
SNAS334E – AUGUST 2005 – REVISED MARCH 2013
ADC128S022 Converter Electrical Characteristics⁽¹⁾ (continued)
The following specifications apply for AGND = DGND = 0V, f_SCLK = 0.8 MHz to 3.2 MHz, f_SAMPLE = 50 ksps to 200 ksps, C_L =
50pF, unless otherwise noted. Boldface limits apply for T_A = T_MIN to T_MAX: all other limits T_A = 25°C.
Symbol
Parameter
Conditions
Typical Limits⁽²⁾
Units
Intermodulation Distortion, Second
V_A = V_D = +3.0V,
f_a = 19.5 kHz, f_b = 20.5 kHz
−97
dB
Order Terms
IMD
V_A = V_D = +5.0V,
f_a = 19.5 kHz, f_b = 20.5 kHz
−94
dB
V_A = V_D = +3.0V,
Intermodulation Distortion, Third Order ^fa ^{= 19.5 kHz, f}b ^{= 20.5 kHz}
−88
dB
Terms
V_A = V_D = +5.0V,
f_a = 19.5 kHz, f_b = 20.5 kHz
−88
dB
ANALOG INPUT CHARACTERISTICS
V_IN
I_DCL
C_INA
Input Range
DC Leakage Current
Input Capacitance
Track Mode
Hold Mode
0 to V_A
±1
33
3
V
µA (max)
pF
pF
DIGITAL INPUT CHARACTERISTICS
V_IH
Input High Voltage
V_IL
Input Low Voltage
I_IN
Input Current
C_IND
Digital Input Capacitance
DIGITAL OUTPUT CHARACTERISTICS
V_A = V_D = +2.7V to +3.6V
V_A = V_D = +4.75V to +5.25V
V_A = V_D = +2.7V to +5.25V
V_IN = 0V or V_D
2.1
2.4
0.8
±0.01
±1
2
4
V (min)
V (min)
V (max)
µA (max)
pF (max)
V_OH
V_OL
I_OZH, I_OZL
C_OUT
Output High Voltage
Output Low Voltage
Hi-Impedance Output Leakage Current
Hi-Impedance Output Capacitance ⁽³⁾
Output Coding
I_SOURCE = 200 µA,
V_A = V_D = +2.7V to +5.25V
I_SINK = 200 µA to 1.0 mA,
V_A = V_D = +2.7V to +5.25V
V_A = V_D = +2.7V to +5.25V
V_D − 0.5
V (min)
0.4
V (max)
±1
µA (max)
2
4
pF (max)
Straight (Natural) Binary
POWER SUPPLY CHARACTERISTICS (C_L = 10 pF)
V_A, V_D
Analog and Digital Supply Voltages
V_A ≥ V_D
2.7
V (min)
5.25
V (max)
I_A + I_D
Total Supply Current
Normal Mode ( CS low)
Total Supply Current
Shutdown Mode (CS high)
V_A = V_D = +2.7V to +3.6V,
f_SAMPLE = 200 ksps, f_IN = 39.9 kHz
0.41
1.1
mA (max)
V_A = V_D = +4.75V to +5.25V,
f_SAMPLE = 200 ksps, f_IN = 39.9 kHz
1.50
2.3
mA (max)
V_A = V_D = +2.7V to +3.6V,
f_SCLK = 0 ksps
20
nA
V_A = V_D = +4.75V to +5.25V, f_SCLK = 0
ksps
50
nA
Power Consumption
Normal Mode ( CS low)
P_C
V_A = V_D = +3.0V, f_SAMPLE = 200 ksps, f_IN
= 39.9 kHz
1.2
V_A = V_D = +5.0V, f_SAMPLE = 200 ksps, f_IN
= 39.9 kHz
7.5
3.3
mW (max)
11.5
mW (max)
Power Consumption
V_A = V_D = +3.0V, f_SCLK = 0 ksps
0.06
µW
Shutdown Mode (CS high)
V_A = V_D = +5.0V, f_SCLK = 0 ksps
0.25
µW
(3) Data sheet min/max specification limits are specified by design, test, or statistical analysis.
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: ADC128S022
Submit Documentation Feedback
5