MSP430G2302-EP_14 Datasheet, PDF (4/52 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430G2302-EP
SLAS868A – JUNE 2012 – REVISED NOVEMBER 2012
FUNCTIONAL BLOCK DIAGRAMS
Functional Block Diagram, MSP430G2302
XIN XOUT
DVCC DVSS
P1.x
8
P2.x
up to 8
Clock
System
ACLK
SMCLK
MCLK
Flash
8KB
4KB
2KB
1KB
16MHz
CPU
MAB
incl. 16
Registers
MDB
RAM
256B
256B
256B
128B
Port P1
Port P2
8 I/O
Interrupt
capability
pull-up/down
resistors
up to 8 I/O
Interrupt
capability
pull-up/down
resistors
www.ti.com
Emulation
2BP
JTAG
Interface
Spy-Bi
Wire
Brownout
Protection
Watchdog
WDT+
15-Bit
Timer0_A3
3 CC
Registers
USI
Universal
Serial
Interface
SPI, I2C
RST/NMI
NOTE: Port P2: Two pins are available on the 14-pin package option. Eight pins are available on the 20-pin package option.
4
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated