 English |
|
|
|
|
|
|
|
| LM5051_13 Datasheet, PDF (4/23 Pages) Texas Instruments – Low Side OR-ing FET Controller | |||
| |||
| ◁ |
LM5051
SNVS702D â OCTOBER 2011 â REVISED MARCH 2013
www.ti.com
Electrical Characteristics
Limits in standard type are for TJ = 25°C only; limits in boldface type apply over the operating junction temperature (TJ)
range of -40°C to +125°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical
values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless
otherwise stated all conditions and measurements are referenced to device pin 7 (INP/VSS), and the following conditions
apply: VLINE= 48.0V, VINN= -150 mV, VOFF= 0.0V, CGATE= 47 nF, CVCC= 0.1 µF, and TJ= 25°C.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
LINE Pin
ILINE
LINE Pin current
VLINE = 48.0V
VCC Pin = Open
-
690
780
μA
VCC Pin
VCC
VZ
ÎVZ
IVCC
INN Pin
Operating Voltage Range
VCC Shunt Zener Voltage
Shunt Zener Regulation
Supply Current
LINE Pin = Open
IVCC = 2 mA
IVCC = 10 mA
IVCC = 2 mA to 10 mA
VVCC = VZ - 100mV
VVCC = 5.0V
4.50
-
VZ
V
11.9
13.0
14.3
V
12.5
13.5
14.5
-
0.50
1.11
V
-
1.0
1.50
mA
-
0.4
1.10
IINN
GATE
INN Pin Current
VINN = 0.0V
VINN = 90V
-
3.1
-
μA
-
0.04
-
IGATE
GATE Charge Current
GATE Discharge Current
VGATE = 5.5V
VINN = -150mV
0.28
0.66
0.95
mA
VGATE = 5.5V
VINN = -150 mV to +300 mV
2.4
3.5
-
A
t ⤠10 ms
VGATE
GATE Pin High Voltage
VSD(REV)
Reverse Threshold
VLINE = 48.0V
-
13.0
-
VVCC = 10.25V, LINE = Open
9.98
10.2
-
V
VVCC = 5.0V, LINE= Open
4.70
4.95
-
VINN going negative until Gate
Drive Turns ON
-112.2
-45
+11.4
mV
ÎVSD(REV)
Reverse Threshold Hysteresis
VINN going positive from
VSD(REV) Threshold until Gate
-
50
-
mV
Drive Turns OFF
VSD(REG)
tGATE(REV)
tGATE(OFF)
Regulated VINP/VSS to VINN Threshold
Gate Capacitance Discharge Time at
Forward to Reverse Transition
See Figure 6
Gate Capacitance Discharge Time at
OFF pin Low to High Transition
See Figure 7
CGATE = 0 (1)
CGATE = 10 nF (1)
CGATE = 47 nF (1)
CGATE = 47 nF (2)
-10.8
12
30.8
mV
-
34
50
-
60
-
ns
-
90
230
-
120
-
ns
OFF Pin
VOFF(IH)
OFF Input High Threshold Voltage
VINN = -400 mV
VOFF Rising until Gate is Low
1.28
1.50
1.65
V
VOFF(IL)
OFF Input Low Threshold Voltage
VINN = -400 mV
VOFF Falling until Gate is High
-
1.48
-
ÎVOFF
OFF Threshold Voltage Hysteresis
VOFF(IH) - VOFF(IL)
-
20
-
mV
IOFF(IH)
OFF Pin Internal Pull-down
VOFF = 5.0V
-
4.6
6.00
µA
IOFF(IL)
VOFF = 0.0V
-
-0.03
-
µA
(1) Time from VINN voltage transition from -200 mV to +500 mV until Gate pin voltage falls to ⤠1.00V. See Figure 6
(2) Time from VOFF voltage transition from 0.0V to 5.0V until GATE pin voltage falls to ⤠1.0V. See Figure 7
4
Submit Documentation Feedback
Product Folder Links: LM5051
Copyright © 2011â2013, Texas Instruments Incorporated
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese