English
Language : 

DS1649_11 Datasheet, PDF (4/8 Pages) Texas Instruments – Hex TRI-STATE(RM) TTL to MOS Drivers
Switching Characteristics (VCC e 5V TA e 25 C) (Note 4)
Symbol
Parameter
Conditions
Min Typ Max Units
tSg
Storage Delay Negative Edge
(Figure 1 )
CL e 50 pF
45
7
ns
CL e 500 pF
75
12
ns
tSg
Storage Delay Positive Edge
(Figure 1 )
CL e 50 pF
5
8
ns
CL e 500 pF
8
13
ns
tF
Fall Time
(Figure 1 )
CL e 50 pF
5
8
ns
CL e 500 pF
22
35
ns
tR
Rise Time
(Figure 1 )
CL e 50 pF
6
9
ns
CL e 500 pF
21
35
ns
tZL
Delay from Disable Input to Logical ‘‘0’’
CL e 50 pF
10
15
ns
Level (from High Impedance State)
RL e 2 kX to VCC (Figure 2 )
tZH
Delay from Disable Input to Logical ‘‘1’’
CL e 50 pF
Level (from High Impedance State)
RL e 2 kX to GND (Figure 2 )
8
15
ns
tLZ
Delay from Disable Input to High Impedance CL e 50 pF
State (from Logical ‘‘0’’ Level)
RL e 400X to VCC (Figure 3 )
15
25
ns
tHZ
Delay from Disable Input to High Impedance CL e 50 pF
State (from Logical ‘‘1’’ Level)
RL e 400X to GND (Figure 3 )
10
25
ns
te Note 1 ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation
Note 2 Unless otherwise specified min max limits apply across the b55 C to a125 C temperature range for the DS1649 and DS1679 and across the 0 C to
a70 C range for the DS3649 and DS3679 All typical values are for TA e 25 C and VCC e 5V
Note 3 All currents into device pins shown as positive out of device pins as negative all voltages referenced to ground unless otherwise noted All values shown
as max or min on absolute value basis
Note 4 When measuring output drive current and switching response for the DS1679 and DS3679 a 15X resistor should be placed in series with each output This
AC Test Circuits and Switching Time Waveforms le resistor is internal to the DS1649 DS3649 and need not be added
tSg tS’ tR tF
bsoTL F 7515–4
O FIGURE1
TL F 7515 – 5
3