TLV320AIC26_17 Datasheet, PDF (38/68 Pages) Texas Instruments – LOW POWER STEREP AUDIO CODEC WITH HEADPHONE / SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC

TLV320AIC26
SLAS412− DECEMBER 2003
www.ti.com
REGISTER 01H: Status Register
BIT
NAME
READ/ RESET
WRITE VALUE
FUNCTION
D15−D14 DAV
R/W
10 Data Available. These two bits program the function of the DAV pin.
00 => Reserved
01 => Acts as data available (Active Low) only. The DAV goes low as soon as one set of ADC
conversion is completed. For scan mode, DAV remains low as long as all the appropriate
registers have not been read out.
10 => Reserved
11 => Reserved
Note: D15−D14 should be programmed to 01 for the ’AIC26 to operate correctly.
D13
PWRDN
R
0 AUX−ADC Power down status
0 => AUX−ADC is active
1 => AUX−ADC stops conversion and powers down
D12
R
0 Reserved
D11
DAVAIL
R
0 Data Available Status
0 => No data available.
1 => Data is available(i.e., one set of conversion is done).
Note:− This bit is cleared only after all the converted data has been completely read out.
D10−D7
R
0000 Reserved
D6
B1STAT
R
0 BAT1 Data Register Status
0 => No new data is available in BAT1 data register
1 => New data is available in BAT1 data register
Note: This bit is cleared only after the converted data of BAT1 has been completely read out of the
register.
D5
B2STAT
R
0 BAT2 Data Register Status
0 => No new data is available in BAT2 data register
1 => New data is available in BAT2 data register
Note: This bit is cleared only after the converted data of BAT2 has been completely read out of the
register.
D4
AXSTAT
R
0 AUX Data Register Status
0 => No new data is available in AUX data register
1 => New data is available in AUX data register
Note: This bit is cleared only after the converted data of AUX has been completely read out of the
register.
D3
R
0 Reserved
D2
T1STAT
R
0 TEMP1 Data Register Status
0 => No new data is available in TEMP1 data register
1 => New data is available in TEMP1 data register
Note: This bit is cleared only after the converted data of TEMP1 has been completely read out of the
register.
D1
T2STAT
R
0 TEMP2 Data Register Status
0 => No new data is available in TEMP2 data register
1 => New data is available in TEMP2 data register
Note: This bit is cleared only after the converted data of TEMP2 has been completely read out of the
register.
D0
R
0 Reserved
38