English
Language : 

DIX4192-Q1 Datasheet, PDF (34/65 Pages) Texas Instruments – Integrated Digital Audio Interface Receiver and Transmitter
DIX4192-Q1
SBFS041 – JULY 2016
www.ti.com
MTSLIP
Table 14. Register 0B: DIT Interrupt Mask Register Field Descriptions (continued)
Transmitter TSLIP Interrupt Mask
MTSLIP
0
1
TSLIP Interrupt Mask
TSLIP interrupt is masked. (default)
TSLIP interrupt is enabled.
7 (MSB)
0
Figure 35. Register 0C: DIT Interrupt Mode Register
6
5
4
3
2
1
0
0
0
TSLIPM1
TSLIPM0
TBTIM1
0 (LSB)
TBTIM0
TBTIM[1:0]
TSLIPM[1:0]
7 (MSB)
0
Table 15. Register 0C: DIT Interrupt Mode Register Field Descriptions
Transmitter Buffer Transfer Interrupt Mode
These bits are used to select the active trigger state for the BTI interrupt.
TBTIM1
TBTIM0
Interrupt Active State
0
0
Rising edge active (default)
0
1
Falling edge active
1
0
Level active
1
1
Reserved
Transmitter Data Source Slip Interrupt Mode
These bits are used to select the active trigger state for the TSLIP interrupt.
TSLIPM1
TSLIPM0
Interrupt Active State
0
0
Rising edge active (default)
0
1
Falling edge active
1
0
Level active
1
1
Reserved
Figure 36. Register 0D: Receiver Control Register 1
6
5
4
3
2
1
0
0
RXBTD
RXCLK
0
RXMUX1
0 (LSB)
RXMUX0
RXMUX[1:0]
RXCLK
RXBTD
Table 16. Register 0D: Receiver Control Register 1 Field Descriptions
Receiver Input Source Selection
These bits are used to select the output of the line receiver to be used as the input data source for the DIR core.
RXMUX1
RXMUX0
Input Selection
0
0
RX1 (default)
0
1
RX2
1
0
RX3
1
1
RX4
Receiver Reference Clock Source
This bit is used to select the reference clock source for PLL1 in the DIR core.
RXCLK
Receiver Reference Clock
0
RXCKI (default)
1
MCLK
Receiver C and U Data Buffer Transfer Disable
This bit is used to enable and disable buffer transfers between the Receiver Access (RA) and User Access (UA) buffers for both channel
status (C) and user (U) data.
Buffer transfers are typically disabled to allow the customer to read C and U data from the DIR UA buffer through the SPI or I2C serial host
interface. Once read, the RA-to-UA buffer transfer can be re-enabled to allow the RA buffer to update the contents of the UA buffer in real
time.
RXBTD
Receiver Access (RA) to User Access (UA) Buffer Transfers
0
Enabled (default)
1
Disabled; the user may read C and U data from the DIR UA buffers.
34
Submit Documentation Feedback
Product Folder Links: DIX4192-Q1
Copyright © 2016, Texas Instruments Incorporated