LMK61E2 Datasheet, PDF (3/51 Pages) Texas Instruments – Ultra-Low Jitter Programmable Oscillator

www.ti.com
5 Pin Configuration and Functions
LMK61E2
SNAS674 – SEPTEMBER 2015
QFM (SIA) Package
8 pin
SDA
7
OE 1
6 VDD
ADD 2
5 OUTN
GND 3
8
SCL
4 OUTP
PIN
I/O
NAME
NO.
POWER
GND
3
Ground
VDD
6
Analog
OUTPUT BLOCK
OUTP,
OUTN
4, 5
Universal
DIGITAL CONTROL / INTERFACES
ADD
2
LVCMOS
OE
SCL
SDA
1
LVCMOS
8
LVCMOS
7
LVCMOS
Pin Functions
DESCRIPTION
Device Ground.
3.3 V Power Supply.
Differential Output Pair (LVPECL, LVDS or HCSL).
When left open, LSB of I²C slave address is set to “01”. When tied to VDD, LSB of I²C slave
address is set to “10”. When tied to GND, LSB of I²C slave address is set to “00”.
Output Enable (internal pullup). When set to low, output pair is disabled and set at high
impedance.
I²C Serial Clock (open-drain). Requires an external pull-up resistor to VDD.
I²C Serial Data (bi-directional, open-drain). Requires an external pull-up resistor to VDD.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)⁽¹⁾
VDD
V_IN
V_OUT
T_J
T_STG
Device Supply Voltage
Output Voltage Range for Logic Inputs
Output Voltage Range for Clock Outputs
Junction Temperature
Storage Temperature
MIN
MAX
UNIT
-0.3
3.6
V
-0.3
VDD + 0.3
V
-0.3
VDD + 0.3
V
150
°C
-40
125
°C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
V_(ESD) Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001⁽¹⁾
Charged-device model (CDM), per JEDEC specification JESD22-
C101 ⁽²⁾
VALUE
±4000
±1500
(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.
UNIT
V
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: LMK61E2
Submit Documentation Feedback
3