HD3SS212 Datasheet, PDF (3/12 Pages) Texas Instruments – 5.4Gbps DisplayPort 1.2 2-to-1 Differential Switch

www.ti.com
HD3SS212
SLAS822 A – DECEMBER 2011 – REVISED MARCH 2012
1
A ^Dx_SEL
2
VDD
3
4
5
6
7
DA0(n)
DA1(n)
DA2(n)
B ^DC0(n)
DC0(p)
GND
DA0(p)
DA1(p)
DA2(p)
OE#
C
NC
D ^DC1(n)
DC1(p)
E ^DC2(n)
DC2(p)
F ^DC3(n)
DC3(p)
G
GND
H ^{AUXC(n) AUXC(p)}
HPDB
GND
NC
AUXB(p)
GND
J
HPDC
HPDA
VDD
NC
AUXB(n)
Figure 3. HD3SS212 Ball Map by Signal Name
8
DA3(p)
9
DA3(n)
DB0(p)
DB0(n)
GND
DB1(p)
DB1(n)
DB2(p)
DB2(n)
DB3(p)
DB3(n)
GND
NC
AUXA(p)
NC
AUXA(n)
PIN FUNCTIONS
PIN
PIN NAME
I/O
DESCRIPTION
A1
Dx_SEL
Control I High Speed Port Selection Control Pins
B4
A4
DA0(p)
DA0(n)
I/O
Port A, Channel 0, High Speed Positive Signal
Port A, Channel 0, High Speed Negative Signal
B5
A5
DA1(p)
DA1(n)
I/O
Port A, Channel 1, High Speed Positive Signal
Port A, Channel 1, High Speed Negative Signal
B6
A6
DA2(p)
DA2(n)
I/O
Port A, Channel 2, High Speed Positive Signal
Port A, Channel 2, High Speed Negative Signal
A8
A9
DA3(p)
DA3(n)
I/O
Port A, Channel 3, High Speed Positive Signal
Port A, Channel 3, High Speed Negative Signal
B8
B9
DB0(p)
DB0(n)
I/O
Port B, Channel 0, High Speed Positive Signal
Port B, Channel 0, High Speed Negative Signal
D8
D9
DB1(p)
DB1(n)
I/O
Port B, Channel 1, High Speed Positive Signal
Port B, Channel 1, High Speed Negative Signal
E8
E9
DB2(p)
DB2(n)
I/O
Port B, Channel 2, High Speed Positive Signal
Port B, Channel 2, High Speed Negative Signal
F8
F9
DB3(p)
DB3(n)
I/O
Port B, Channel 3, High Speed Positive Signal
Port B, Channel 3, High Speed Negative Signal
B2
B1
DC0(p)
DC0(n)
I/O
Port C, Channel 0, High Speed Positive Signal
Port C, Channel 0, High Speed Negative Signal
D2
D1
DC1(p)
DC1(n)
I/O
Port C, Channel 1, High Speed Positive Signal
Port C, Channel 1, High Speed Negative Signal
E2
E1
DC2(p)
DC2(n)
I/O
Port C, Channel 2, High Speed Positive Signal
Port C, Channel 2, High Speed Negative Signal
F2
F1
DC3(p)
DC3(n)
I/O
Port C, Channel 3, High Speed Positive Signal
Port C, Channel 3, High Speed Negative Signal
H9
J9
AUXA(p)
AUXA(n)
I/O
Port A AUX Positive Signal
Port A AUX Negative Signal
Copyright © 2011–2012, Texas Instruments Incorporated
3