DS80EP100_15 Datasheet, PDF (3/18 Pages) Texas Instruments – 5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables

DS80EP100
www.ti.com
SNLS279C – JULY 2007 – REVISED FEBRUARY 2013
Electrical Characteristics ⁽¹⁾
Over recommended operating conditions unless other specified. All parameters are guaranteed by test, statistical analysis or
design.
Symbol
Parameter
Conditions
Min
Typ ⁽²⁾
Max
Units
V_IN
Input voltage swing
See ⁽³⁾
1000
3600 mVp-p
Equalization
6.25 GHz relative to 100MHz
6
dB
R_LI
Differential input return
loss
100 MHz – 6.25 GHz, with fixture's effect de-
embedded
15
dB
R_LO
Differential output return 100 MHz – 6.25 GHz, with fixture's effect de-
loss
embedded IOA+, or IOB+ = static high.
15
dB
R_IN
Input Impedance
Differential across IOA+ and IOA-, or IOB+ and
IOB-, ZLOAD = 100Ω
100
Ω
R_O
Output Impedance
Differential across IOA+ and IOA-, or IOB+ and
IOB-, ZSOURCE = 100Ω
100
Ω
Through Response
Relative to ideal load, see Figure 3 for setup
See Figure 4 and Table 1 for limits
R1
Resistance IOA+ to IOA-
and IOB+ to IOB-
No load, high impedance on all ports
150
Ω
R2
Resistance IOA+ to IOB+
and IOA- to IOB-
No load, high impedance on all ports
50
Ω
R3
Resistance IOA+ to IOB-
and IOA- to IOB+
No load, high impedance on all ports
150
Ω
DC Gain
Z_{LOAD = 100Ω}
0.4
(IOA/IOB or IOB/IOA)
DJ1 ^{Residual deterministic}
jitter
5 Gbps, 20 in of 6mil microstrip FR4
See ⁽⁴⁾
0.15
UIp-p
DJ2 ^{Residual deterministic}
jitter
6.25 Gbps, 20 in of 6mil microstrip FR4
See ^{(4) (5)}
0.15
0.20
UIp-p
DJ3 ^{Residual deterministic}
jitter
8 Gbps, 20 in of 6mil microstrip FR4
See ^{(4) (5)}
0.15
UIp-p
0.20
DJ4
Residual deterministic
jitter
10 Gbps, 20 in of 6mil microstrip FR4
See ⁽⁴⁾
0.15
UIp-p
DJ5
Residual deterministic
jitter
12.5 Gbps, 14 in of 6mil microstrip FR4
See ⁽⁴⁾
0.15
UIp-p
(1) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not guaranteed.
(2) Typical values represent most likely parametric norms, TA = +25 degC, and at the Recommended Operation Conditions at the time of
product characterization and are not guaranteed.
(3) Differential signal to Equalizer, measured at the input to a transmission line, see point A of Figure 2. The transmission line is Z₀ = 100Ω,
6-mil, microstrip in FR4 material.
(4) Deterministic jitter is measured at the differential outputs (point C of Figure 2), minus the deterministic jitter before the test channel (point
A of Figure 2). Test pattern: PRBS- 7 .
(5) Specification is guaranteed by characterization and is not tested in production.
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS80EP100
Submit Documentation Feedback
3