English
Language : 

CD4070B Datasheet, PDF (3/30 Pages) Texas Instruments – CMOS Quad Exclusive-OR and Exclusive-NOR Gate
◁
CD4070B, CD4077B
VDD
B†
2(5, 9, 12)
A†
1(6, 8, 13)
p
nn
VSS
p
VDD
p
n
VSS
VDD
† INPUTS PROTECTED
BY CMOS PROTECTION
NETWORK
VDD
VDD
p
B†
p
p
2(5, 9, 12)
nn
n
VSS
p
p
VDD
p
J
n
3(4, 10, 11)
A†
p
n
n
1(6, 8, 13)
n
VSS
VSS
VDD
† INPUTS PROTECTED
BY CMOS PROTECTION
NETWORK
VDD
p
J
3(4, 10, 11)
n
VSS
VSS
FIGURE 1. SCHEMATIC DIAGRAM FOR CD4070B
(1 OF 4 IDENTICAL GATES)
VSS
FIGURE 2. SCHEMATIC DIAGRAM FOR CD4077B
(1 OF 4 IDENTICAL GATES)
CD4070B TRUTH TABLE (1 OF 4 GATES)
A
B
J
0
0
0
1
0
1
0
1
1
1
1
0
NOTE:
1 = High Level
0 = Low Level
J=A⊕B
CD4077B TRUTH TABLE (1 OF 4 GATES)
A
B
J
0
0
1
1
0
0
0
1
0
1
1
1
NOTE:
1 = High Level
0 = Low Level
J=A⊕B
3
 ▷