ADS8671 Datasheet, PDF (3/72 Pages) Texas Instruments – 14-Bit, High-Speed, Single-Supply, SAR ADC Data Acquisition System with Programmable, Bipolar Input Ranges

www.ti.com
5 Pin Configuration and Functions
PW Package
16-Pin TSSOP
Top View (Not to Scale)
DGND 1
AVDD 2
AGND 3
REFIO 4
REFGND 5
REFCAP 6
AIN_P 7
AIN_GND 8
16 DVDD
15 RVS
14 ALARM/SDO-1/GPO
13 SDO-0
12 SCLK
11 CONVST/CS
10 SDI
9 RST
AGND
REFIO
REFGND
REFCAP
ADS8671, ADS8675
SBAS779 – DECEMBER 2016
RUM Package
16-Pin WQFN
Top View (Not to Scale)
ALARM/SDO-1/GPO
SDO-0
SCLK
CONVST/CS
NAME
AGND
AIN_GND
AIN_P
ALARM/SDO-1/GPO
AVDD
CONVST/CS
DGND
DVDD
REFCAP
REFGND
REFIO
RST
RVS
SCLK
SDI
SDO-0
NO.
TSSOP
WQFN
3
1
8
6
7
5
14
12
2
16
11
9
1
15
16
14
6
4
5
3
4
2
9
7
15
13
12
10
10
8
13
11
Pin Functions
TYPE ⁽¹⁾
DESCRIPTION
P
Analog ground pin. Decouple with the AVDD pin.
AI
Analog input: negative. Decouple with the AIN_P pin.
AI
Analog input: positive. Decouple with the AIN_GND pin.
DO
Multi-function output pin. Active high alarm.
Data output 1 for serial communication. General-purpose output pin.
P
Analog supply pin. Decouple with the AGND pin.
Dual-functionality pin.
Active high logic: conversion start input pin; a CONVST rising edge brings the device from
DI
acquisition phase to conversion phase.
Active low logic: chip-select input pin; the device takes control of the data bus when CS is low;
the SDO-x pins go to tri-state when CS is high.
P
Digital ground pin. Decouple with the DVDD pin.
P
Digital supply pin. Decouple with the DGND pin.
AO
ADC reference buffer decoupling capacitor pin. Decouple with the REFGND pin.
P
Reference ground pin; short to the analog ground plane. Decouple with the REFIO and
REFCAP pins.
AIO Internal reference output and external reference input pin. Decouple with REFGND.
DI
Active low logic input to reset the device.
Multi-function output pin for serial interface; see the RESET State section.
DO
With CS held high, RVS reflects the status of the internal ADCST signal.
With CS low, the status of RVS depends on the output protocol selection.
DI
Serial communication: clock input pin for the serial interface.
All system-synchronous data transfer protocols are timed with respect to the SCLK signal.
DI
Dual function: data input pin for serial communication.
Chain data input during serial communication in daisy-chain mode.
DO
Serial communication: data output 0
(1) AI = analog input, AIO = analog input/output, DI = digital input, DO = digital output, and P = power supply.
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: ADS8671 ADS8675
Submit Documentation Feedback
3