MSP430F20X3_14 Datasheet, PDF (25/94 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

www.ti.com
MSP430F20x3
MSP430F20x2
MSP430F20x1
SLAS491I – AUGUST 2005 – REVISED DECEMBER 2012
Outputs (Ports P1 and P2)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
V_OH High-level output voltage
V_OL Low-level output voltage
TEST CONDITIONS
I_(OHmax) = -1.5 mA ⁽¹⁾
I_(OHmax) = -6 mA ⁽²⁾
I_(OHmax) = -1.5 mA⁽¹⁾
I_(OHmax) = -6 mA⁽²⁾
I_(OLmax) = 1.5 mA⁽¹⁾
I_(OLmax) = 6 mA ⁽²⁾
I_(OLmax) = 1.5 mA⁽¹⁾
I_(OLmax) = 6 mA ⁽²⁾
V_CC
2.2 V
2.2 V
3V
3V
2.2 V
2.2 V
3V
3V
MIN
V_CC - 0.25
V_CC - 0.6
V_CC - 0.25
V_CC - 0.6
V_SS
V_SS
V_SS
V_SS
TYP
MAX
V_CC
V_CC
V_CC
V_CC
V_SS + 0.25
V_SS + 0.6
V_SS + 0.25
V_SS + 0.6
UNIT
V
V
(1) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±12 mA to hold the maximum voltage drop
specified.
(2) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop
specified.
Output Frequency (Ports P1 and P2)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
f_Px.y
Port output frequency
(with load)
P1.4/SMCLK, C_L = 20 pF, R_L = 1 kΩ^{(1) (2)}
V_CC
2.2 V
3V
MIN TYP
f_Port°CLK
Clock output frequency P2.0/ACLK, P1.4/SMCLK, C_L = 20 pF⁽²⁾
2.2 V
3V
MAX
10
12
12
16
UNIT
MHz
MHz
(1) A resistive divider with 2 × 0.5 kΩ between V_CC and V_SS is used as load. The output is connected to the center tap of the divider.
(2) The output voltage reaches at least 10% and 90% V_CC at the specified toggle frequency.
Copyright © 2005–2012, Texas Instruments Incorporated
Submit Documentation Feedback
25