TLV320DAC32_16 Datasheet, PDF (24/70 Pages) Texas Instruments – LOW POWER STEREO AUDIO DAC FOR PORTABLE AUDIO/TELEPHONY

TLV320DAC32
SLAS506B – NOVEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
n-1 n-2 n-3
n-1 n-2 n-3
Figure 27. Left Justified Serial Data Bus Mode Operation
I²S MODE
In I2S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge
of the word clock. Similarly the MSB of the right channel is valid on the second rising edge of the bit clock after
the rising edge of the word clock.
n-1 n-2 n-3
n-1 n-2 n-3
Figure 28. I²S Serial Data Bus Mode Operation
DSP MODE
In DSP mode, the rising edge of the word clock starts the data transfer with the left channel data first and
immediately followed by the right channel data. Each data bit is valid on the falling edge of the bit clock.
1/fs
WCLK
BCLK
Left Channel
Right Channel
SDIN
n−1 n−2 n−3 n−4
2 1 0 n−1 n−2 n−3
210
LSB MSB
LSB MSB
Figure 29. DSP Serial Bus Mode Operation
LSB MSB
24
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320DAC32