TPS65835_16 Datasheet, PDF (23/67 Pages) Texas Instruments – Advanced PMU

www.ti.com
TPS65835
SLVSAF6A – JUNE 2011 – REVISED JANUARY 2016
5.3.6 Power Management Core Control
The power management core is controlled with external pins that can set system behavior by their status
along with internal connections to GPIOs from the MSP430. The internal connections to the GPIOs from
the MSP430 can be modified through the code implemented in the MSP430.
5.3.6.1 SLEEP / Power Control Pin Function
The internal SLEEP signal between the power management device and the MSP430 can be used to
control the power down behavior of the device. This has multiple practical applications such as a
watchdog implementation for the communication between the sender (TV) and the receiver (3D glasses)
or different required system on and off times; typically when the push-button press timing for an off event
is a few seconds in length, programmable by software in the system MCU.
If there is a requirement that the push-button press for system on and off events are different, the SLEEP
signal must be set to a logic high value (V_SLEEP > V_IH(PMIC)) upon system startup. This implementation
allows the device to power down the system on the falling edge of the SLEEP signal
(when: V_SLEEP < V_IL(PMIC)).
Figure 5-14. SLEEP Signal to Force System Power Off
5.3.6.2 COMP Pin Functionality
The COMP pin is used to output a scaled down voltage level related to the battery voltage for input to the
comparator of the MSP430. Applications for this COMP feature could be to generate an interrupt on the
MSP430 when the battery voltage drops under a threshold and the device can then be shut down or
indicate to the end user with an LED that the battery requires charging.
Figure 5-15. COMP Pin Internal Connection
Copyright © 2011–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS65835
Detailed Description
23