PCM3060_15 Datasheet, PDF (23/49 Pages) Texas Instruments – 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC

PCM3060
www.ti.com
SLAS533B – MARCH 2007 – REVISED MARCH 2008
ANALOG INPUTS TO ADC
The PCM3060 has two independent input channels, V_INL and V_INR. These are single-ended (unbalanced) inputs,
each capable of 0.6-V_CC Vpp input with 10-kΩ input resistance, typically.
ANALOG OUTPUTS FROM DAC
The PCM3060 has two independent output channels, V_OUTL and V_OUTR. These are differential, (balanced)
outputs, each capable of driving 0.8-V_CC Vpp (1.6-Vpp in differential) typical with a 10-kΩ dc-coupled load. The
internal output amplifiers for V_OUTL+, V_OUTL– and V_OUTR+, V_OUTR– are biased to V_COM, described as follows.
The output amplifiers include an RC continuous-time filter, which helps to reduce the out-of-band noise energy
present at the DAC outputs due to the noise shaping characteristics of the PCM3060 delta-sigma modulators.
The frequency response of this filter is shown in the typical performance curves. This filter is not enough to
attenuate the out-of-band noise to an acceptable level for many applications in general. An external low-pass
filter is used if further out-of-band noise rejection in required.
V_OUTX+, V_OUTX– configuration can be changed to single-ended (unbalanced) output via a MODE pin setting or
serial mode control, and V_OUTX+ is assigned as an output pin in single-ended mode.
V_COM OUTPUT
One unbuffered common voltage output pin, VCOM (pin 20) is brought out for decoupling purposes. This pin is
internally biased to a dc voltage level of 0.5 V_CC nominal, and is used as an internal common voltage and
reference voltage for the ADC and DAC. This pin can be used to bias an external circuit, but the load impedance
must be high enough for operation with the output resistance of this pin, which is 12.5 kΩ, typically.
OVERSAMPLING RATE CONTROL
The oversampling rate of ADC of PCM3060 is fixed at 64 f_S, but the oversampling rate of DAC of PCM3060 is
one of 64 f_S, 32 f_S or 16 f_S, and this is automatically selected by the ratio of system clock frequency and sampling
frequency. And it can be also set to double rate, i.e., one of 128 f_S, 64 f_S or 32 f_S, through serial control.
ZERO FLAGS
Zero-Detect Condition
For each DAC channel, the PCM3060 has a zero-detect circuit that recognizes zero detection when 1024
consecutive zeros have been sampled on DIN.
Zero-Flag Outputs
There are two zero-flag outputs, ZEROL and ZEROR. These pins can be used to operate external mute circuits,
or used as status indicators for a microcontroller, audio signal processor, etc. These pins can be programmed in
following two modes using the serial control port as described in the MODE CONTROL section.
AZRO
0 (default)
1
DESCRIPTION
ZEROL
ZEROR
L-ch zero detection
R-ch zero detection
L-ch and R-ch zero detection
L-ch and R-ch zero detection
For zero detection, these pins are set to HIGH (1) by default, but the polarity of the zero-flag outputs can be
inverted through the serial control port.
ZREV
0 (default)
1
DESCRIPTION
HIGH for zero detection
LOW for zero detection
Copyright © 2007–2008, Texas Instruments Incorporated
Product Folder Link(s): PCM3060
Submit Documentation Feedback
23