PCM1804_14 Datasheet, PDF (22/36 Pages) Texas Instruments – STEREO A/D CONVERTER

PCM1804
SLES022C – DECEMBER 2001 – REVISED OCTOBER 2007
INTERFACE TIMING FOR PCM
Figure 36 through Figure 38 illustrate the interface timing for PCM.
(1) Left-Justified Data Format; L-Channel = High, R-Channel = Low
www.ti.com
LRCK
BCK
DATA
L-Channel
123
22 23 24
1/f_S
R-Channel
123
22 23 24
12
(2) I²S Data Format; L-Channel = Low, R-Channel = High
LRCK
1/f_S
L-Channel
R-Channel
BCK
DATA
123
22 23 24
123
22 23 24
12
(3) Standard Data Format; L-Channel = High, R-Channel = Low
LRCK
1/f_S
L-Channel
R-Channel
BCK
DATA 22 23 24
123
22 23 24
123
NOTE: LRCK and BCK work as outputs in master mode and as inputs in slave mode.
Figure 36. Audio Data Format for PCM
22 23 24
T0009-03
22
Submit Documentation Feedback
Product Folder Link(s): PCM1804
Copyright © 2001–2007, Texas Instruments Incorporated