English
Language : 

F28M35H20B1 Datasheet, PDF (21/192 Pages) Texas Instruments – Concerto Microcontrollers Embedded Memory
www.ti.com
F28M35H20B1, F28M35H20C1
F28M35H22B1, F28M35H22C1, F28M35H32B1, F28M35H32C1
F28M35H50B1, F28M35H50C1, F28M35H52B1, F28M35H52C1
SPRS742D – JUNE 2011 – REVISED AUGUST 2012
µDMA
Access
yes
yes
no
no
no
no
no
no
no
no
no
no
no
no
no
no
no
no
no
yes
Table 2-11. Master Subsystem Peripherals (continued)
M Address
(Byte-Aligned) (1)
4005 F000 – 4005 FFFF
4006 0000 – 4006 0FFF
4006 1000 – 4006 FFFF
4007 0000 – 4007 3FFF
4007 4000 – 4007 7FFF
4007 8000 – 400C FFFF
400D 0000 – 400D 0FFF
400D 1000 – 400F 9FFF
400F A000 – 400F A303
400F A304 – 400F A5FF
400F A600 – 400F A647
400F A648 – 400F B1FF
400F B200 – 400F B2FF
400F B300 – 400F B3FF
400F B400 – 400F B5FF
400F B600 – 400F B67F
400F B680 – 400F B6FF
400F B700 – 400F B77F
400F B780 – 400F B7FF
400F B800 – 400F B87F
400F B880 – 400F B8BF
400F B8C0 – 400F B8FF
400F B900 – 400F B93F
400F B940 – 400F B97F
400F B980 – 400F B9FF
400F BA00 – 400F BA7F
400F BA80 – 400F EFFF
400F F000 – 400F FFFF
4010 0000 – 41FF FFFF
4200 0000 – 43FF FFFF
4400 0000 – 4FFF FFFF
Master Subsystem
Peripherals
M GPIO Port H (AHB Bus)(1)
M GPIO Port J (AHB Bus)(1)
Reserved
CAN0
CAN1
Reserved
EPI0 (Registers only)
Reserved
M Flash Control Registers(1)
Reserved
M Flash ECC Error Log
Registers (1)
Reserved
RAM Configuration Registers
RAM ECC/Parity/Access Error
Log Registers
M CSM Registers(1)
µCRC
Reserved
CtoM and MtoC IPC Registers
Reserved
M Clock Control Registers(1)
M LPM Control Registers(1)
M Reset Control Registers(1)
Device Configuration Registers
Reserved
M Write Protect Registers(1)
M NMI Registers(1)
Reserved
µDMA Registers
Reserved
Bit Banded Peripheral Zone
(Dedicated address for each
register bit of Cortex™-M3
peripherals above.)
Reserved
Size
(Bytes)
4K
4K
16K
16K
4K
772
72
256
256
512
128
128
128
64
64
64
128
128
4K
32M
C Address
(x16 Aligned)(2)
0000 4900 – 0000 497F
0000 4A00 – 0000 4A7F
0000 4E00 – 0000 4E3F
0000 4400 – 0000 443F
0000 0880 – 0000 0890
(Read Only)
C DMA Access(2)
no
no
no
no
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Device Overview
21