English
Language : 

TPD3F303 Datasheet, PDF (2/13 Pages) Texas Instruments – EMI FILTER WITH INTEGRATED VCC CLAMP FOR SIM CARD INTERFACE
TPD3F303
SLVSAM5 – JANUARY 2011
CIRCUIT DIAGRAMS
Pin 7
45 Ω
Pin 2
Pin 5
Pin 6,8
100 Ω
www.ti.com
Pin 1,3
GND
Schematic for CLK Line
GND
Schematic for VCC
GND
Schematic for DATA1, DATA2 Lines
TERMINAL
NAME
DPV/DQD
PIN NO.
DATAx_IN,
DATAx_OUT
1, 3, 6, 8
CLK_OUT,
CLK_IN V
VCC
NC
GND
2, 7
5
4
Central ground
Pad
TERMINAL FUNCTIONS
TYPE DESCRIPTION
Input, Output
Pins
Data and Rest signals Input, Output pins. The DATA1 and DATA2 are symmetric circuits.
They can be used interchangeably for either DATA or RESET pins based off board layout
scheme.
Input, Output
Pins
Clock Input and Output signals.
Power Clamp ESD Clamp circuit for the VCC pin.
No Connect Not connected to any internal circuit. Leave this pin floating.
Ground
Ground connection for the EMI filter. It is very important to connect the device GND to the
printed circuit board ground plane through Vias directly under the package.
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted)
IO voltage tolerance
TA
Operating free-air temperature range
Tstg
Storage temperature range
IEC 61000-4-2 Contact Discharge
IEC 61000-4-2 Air-gap Discharge
Human Body Model ESD
IO pins
IO pins
IO pins
IO pins
MIN
MAX UNIT
5.5 V
–40
85 °C
–55
155 °C
±15 KV
±15 KV
±15 KV
(1) Stresses beyond those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of
the specifications is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Vclamp
II
RCLK
RDAT_RST
CTotal
VBR
F–3dB
Clamp voltage
Leakage current
CLK series resistors
IIO = ±2 A
RPU = Open
Data/RST series resistors
IO Capacitance
VIO = 0 V
Break-down Voltage
IIO = 1 mA
–3 dB BW for DATA/RESET line
ZSOURCE = 50 Ω
ZLOAD = 50 Ω
IO pin to ground
IO pin to ground
IO Pins to GND
MIN TYP MAX UNIT
±10 V
0.1 µA
40
47
55 Ω
85
100
115 Ω
16
20
24 pF
6
V
294
MHz
2
Submit Documentation Feedback
Product Folder Link(s): TPD3F303
Copyright © 2011, Texas Instruments Incorporated