SN74LVC2G32-EP Datasheet, PDF (2/11 Pages) Texas Instruments – DUAL 2-INPUT POSITIVE-OR GATE

SN74LVC2G32-EP
DUAL 2-INPUT POSITIVE-OR GATE
SCES543A – FEBRUARY 2004 – REVISED AUGUST 2006
LOGIC DIAGRAM (POSITIVE LOGIC)
1
1A
2
1B
7
1Y
5
2A
6
2B
3
2Y
www.ti.com
Absolute Maximum Ratings⁽¹⁾
over operating free-air temperature range (unless otherwise noted)
V_CC Supply voltage range
V_I
Input voltage range⁽²⁾
V_O
Voltage range applied to any output in the high-impedance or power-off state⁽²⁾
V_O
Voltage range applied to any output in the high or low state⁽²⁾⁽³⁾
I_IK
Input clamp current
V_I < 0
I_OK
Output clamp current
V_O < 0
I_O
Continuous output current
Continuous current through V_CC or GND
θ_JA
Package thermal impedance⁽⁴⁾
T_stg Storage temperature range
MIN
MAX
–0.5
6.5
–0.5
6.5
–0.5
6.5
–0.5 V_CC + 0.5
–50
–50
±50
±100
220
–65
150
UNIT
V
V
V
V
mA
mA
mA
mA
°C/W
°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of V_CC is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
2
Submit Documentation Feedback