SN74LVC125A-Q1 Datasheet, PDF (2/11 Pages) Texas Instruments – QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74LVC125A-Q1
SCAS762B – FEBRUARY 2004 – REVISED APRIL 2008 .................................................................................................................................................. www.ti.com
1OE ¹
2
1A
2OE ⁴
5
2A
LOGIC DIAGRAM (POSITIVE LOGIC)
3OE ¹⁰
3
1Y
9
3A
6
2Y
4OE ¹³
12
4A
8
3Y
11
4Y
Absolute Maximum Ratings⁽¹⁾
over operating free-air temperature range (unless otherwise noted)
V_CC
Supply voltage range
V_I
Input voltage range
V_O
Output voltage range⁽²⁾⁽³⁾
I_IK
Input clamp current
I_OK
Output clamp current
I_O
Continuous output current
Continuous current through V_CC or GND
θ_JA
Package thermal impedance⁽⁴⁾
T_stg
Storage temperature range
P_tot
Power dissipation⁽⁵⁾⁽⁶⁾
V_I < 0
V_O < 0
D package
PW package
T_A = –40°C to 125°C
MIN
MAX
–0.5
6.5
–0.5
6.5
–0.5 V_CC + 0.5
–50
–50
±50
±100
86
113
–65
150
500
UNIT
V
V
V
mA
mA
mA
mA
°C/W
°C
mW
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of V_CC is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
(5) For the D package: above 70°C, the value of P_tot derates linearly with 8 mW/K.
(6) For the PW package: above 60°C, the value of P_tot derates linearly with 5.5 mW/K.
2
Submit Documentation Feedback
Copyright © 2004–2008, Texas Instruments Incorporated
Product Folder Link(s): SN74LVC125A-Q1