MSP50C605 Datasheet, PDF (2/9 Pages) Texas Instruments – MIXED-SIGNAL PROCESSOR

MSP50C605
MIXED-SIGNAL PROCESSOR
SPSS025B– FEBRUARY 2000 – REVISED FEBRUARY 2001
description (continued)
A flexible clock generation system enables the software to control the clock over a wide frequency range. The
implementation uses a phase-locked loop (PLL) circuit that drives the processor clock at a selectable frequency
between the minimum and maximum achievable. Selectable frequencies for the processor clock are spaced
apart in 65.536 kHz steps. The PLL clock-reference is also selectable; either a resistor-trimmed oscillator or a
crystal-referenced oscillator may be used. Internal and external clock sources are controlled separately to
provide different levels of power management.
The periphery consists of three 8-bit wide general-purpose I/O ports and one 8-bit wide dedicated input port.
The bidirectional I/O can be configured under software control as either high-impedance inputs or as totem-pole
outputs. They are controlled via addressable I/O registers. The input-only port has a programmable pullup
option (70-kΩ minimum resistance) and a dedicated service interrupt. These features make the input port
especially useful as a key-scan interface.
A simple one-bit comparator is also included in the periphery. The comparator is enabled by a control register,
and its pin access is shared with two pins in one of the general-purpose I/O ports. Rounding out the MSP50C605
periphery is a built-in pulse-density-modulated DAC (digital-to-analog converter) with direct speaker-drive
capability. The functional block diagram gives an overview of the MSP50C605 functionality.
functional block diagram
VSS
4
VDD
5
SCANIN
SCANOUT
SCANCLK
SYNC
TEST
DACP
DACM
RESET
OSCIN
OSCOUT
PLL
Scan Interface
Break Point
Emulation
OTP Program
Serial Comm.
DAC
0x30
32 Ω PDM
Initialization
Logic
OSC Reference
Resistor
Trimmed
32 kHz nominal
or
or
Crystal
Referenced
32.768 kHz
PLL Filter
Power
(EP)ROM 32k x (16 + 1) bit
Test-Area
(reserved)
0x0000 to
0x07FF
User ROM
0x0800 to
0x7FEF
INT vectors
0x7FF0 to
0x7FFF
Core
Instr. Decoder
PCU Prog. Counter Unit
CU Computational Unit
TIMER1 PRD1
0x3A
TIM1
0x3B
TIMER2 PRD2
0x3E
TIM2
0x3F
Clock Control
Gen. Control
0x3D
0x38
Interrupt Processor
FLAG MASK
0x39
0x38
DMAU
Data Mem. Addr.
RAM 640 x 17 bit
(data)
0x000 to
0x027F
224K bytes
Data ROM
C port I/O
Data
Control
0x10
0x14
PC0–7
8
Comparator
1 bit: PD5 vs PD4
+
–
D port I/O
Data
Control
0x18
0x1C
PD0–7
8
E port I/O
Data
Control
0x20
0x24
PE0–7
8
F port INPUT
Data
0x28
PF0–7
8
2
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265